


**ELFA artikelnr.**

## 73-552-66 74HCT4060N logikkrets

14-STAGE BINARY RIPPLE COUNTER WITH OSCILLATOR

74HC/HCT4060

**FEATURES**

- All active components on chip
- RC or crystal oscillator configuration
- Output capability: standard (except for RTC and CTC)
- I<sub>CC</sub> category: MSI

**GENERAL DESCRIPTION**

The 74HC/HCT4060 are high-speed Si-gate CMOS devices and are pin compatible with "4060" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT4060 are 14-stage ripple-carry counter/dividers and oscillators with three oscillator terminals (RS, RTC and CTC), ten buffered outputs (Q<sub>3</sub> to Q<sub>9</sub> and Q<sub>11</sub> to Q<sub>13</sub>) and an overriding asynchronous master reset (MR).

The oscillator configuration allows design of either RC or crystal oscillator circuits. The oscillator may be replaced by an external clock signal at input RS. In this case keep the other oscillator pins (RTC and CTC) floating.

The counter advances on the negative-going transition of RS. A HIGH level on MR resets the counter (Q<sub>3</sub> to Q<sub>9</sub> and Q<sub>11</sub> to Q<sub>13</sub> = LOW), independent of other input conditions.

In the HCT version, the MR input is TTL compatible, but the RS input has CMOS input switching levels and can be driven by a TTL output by using a pull-up resistor to V<sub>CC</sub>.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay RS to Q <sub>3</sub> Q <sub>n</sub> to Q <sub>n+1</sub> MR to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	31 6	31 6	ns ns
t <sub>PHL</sub>			17	18	ns
f <sub>max</sub>	maximum clock frequency		87	88	MHz
C <sub>I</sub>	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1, 2 and 3	40	40	pF

 GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

**Notes**

1. CPD is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W):

$$P_D = CPD \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$$\begin{aligned} f_i &= \text{input frequency in MHz} & C_L &= \text{output load capacitance in pF} \\ f_o &= \text{output frequency in MHz} & V_{CC} &= \text{supply voltage in V} \\ \Sigma (C_L \times V_{CC}^2 \times f_o) &= \text{sum of outputs} \end{aligned}$$

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

3. For formula on dynamic power dissipation see next page.

## PACKAGE OUTLINES

SEE PACKAGE INFORMATION SECTION

**PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3	Q <sub>11</sub> to Q <sub>13</sub>	counter outputs
7, 5, 4, 6, 14, 13, 15	Q <sub>3</sub> to Q <sub>9</sub>	counter outputs
8	GND	ground (0 V)
9	CTC	external capacitor connection
10	RTC	external resistor connection
11	RS	clock input/oscillator pin
12	MR	master reset
16	V <sub>CC</sub>	positive supply voltage




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.




Fig. 3 IEC logic symbol.


**DYNAMIC POWER DISSIPATION FOR 74HC**

PARAMETER	V <sub>CC</sub> V	TYPICAL FORMULA FOR P <sub>D</sub> (μW) (note 1)
total dynamic power dissipation when using the on-chip oscillator (P <sub>D</sub> )	2.0	C <sub>PD</sub> × f <sub>osc</sub> × V <sub>CC</sub> <sup>2</sup> + Σ(C <sub>L</sub> × V <sub>CC</sub> <sup>2</sup> × f <sub>o</sub> ) + 2C <sub>t</sub> × V <sub>CC</sub> <sup>2</sup> × f <sub>osc</sub> + 60 × V <sub>CC</sub>
	4.5	C <sub>PD</sub> × f <sub>osc</sub> × V <sub>CC</sub> <sup>2</sup> + Σ(C <sub>L</sub> × V <sub>CC</sub> <sup>2</sup> × f <sub>o</sub> ) + 2C <sub>t</sub> × V <sub>CC</sub> <sup>2</sup> × f <sub>osc</sub> + 1 750 × V <sub>CC</sub>
	6.0	C <sub>PD</sub> × f <sub>osc</sub> × V <sub>CC</sub> <sup>2</sup> + Σ(C <sub>L</sub> × V <sub>CC</sub> <sup>2</sup> × f <sub>o</sub> ) + 2C <sub>t</sub> × V <sub>CC</sub> <sup>2</sup> × f <sub>osc</sub> + 3 800 × V <sub>CC</sub>

 GND = 0 V; T<sub>amb</sub> = 25 °C

**DYNAMIC POWER DISSIPATION FOR 74HCT**

PARAMETER	V <sub>CC</sub> V	TYPICAL FORMULA FOR P <sub>D</sub> (μW) (note 1)
total dynamic power dissipation when using the on-chip oscillator (P <sub>D</sub> )	4.5	C <sub>PD</sub> × f <sub>osc</sub> × V <sub>CC</sub> <sup>2</sup> + Σ(C <sub>L</sub> × V <sub>CC</sub> <sup>2</sup> × f <sub>o</sub> ) + 2C <sub>t</sub> × V <sub>CC</sub> <sup>2</sup> × f <sub>osc</sub> + 1 750 × V <sub>CC</sub>

 GND = 0 V; T<sub>amb</sub> = 25 °C

**Notes**

1. Where: f<sub>o</sub> = output frequency in MHz  
 f<sub>osc</sub> = oscillator frequency in MHz  
 Σ(C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of outputs

 C<sub>L</sub> = output load capacitance in pF

 C<sub>t</sub> = timing capacitance in pF

 V<sub>CC</sub> = supply voltage in V

**APPLICATIONS**

- Control counters
- Timers
- Frequency dividers
- Time-delay circuits






Fig. 4 Functional diagram.




**DC CHARACTERISTICS FOR 74HC**

 Output capability: standard (except for  $R_{TC}$  and  $C_{TC}$ )

 I<sub>CC</sub> category: MSI

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	$T_{amb}$ (°C)						UNIT	TEST CONDITIONS					
		74HC							V <sub>CC</sub> V	V <sub>I</sub>	OTHER			
		+25			−40 to +85		−40 to +125							
		min.	typ.	max.	min.	max.	min.	max.						
V <sub>IH</sub>	HIGH level input voltage MR input	1.5 3.15 4.2	1.3 2.4 3.1		1.5 3.15 4.2		1.5 3.15 4.2		V	2.0 4.5 6.0				
V <sub>IL</sub>	LOW level input voltage MR input		0.8 2.1 2.8	0.5 1.35 1.8		0.5 1.35 1.8		0.5 1.35 1.8	V	2.0 4.5 6.0				
V <sub>IH</sub>	HIGH level input voltage RS input	1.7 3.6 4.8			1.7 3.6 4.8		1.7 3.6 4.8		V	2.0 4.5 6.0				
V <sub>IL</sub>	LOW level input voltage RS input			0.3 0.9 1.2		0.3 0.9 1.2		0.3 0.9 1.2	V	2.0 4.5 6.0				
V <sub>OH</sub>	HIGH level output voltage RTC output	3.98 5.48			3.84 5.34		3.7 5.2		V	4.5 6.0	RS=GND and MR=GND	$-I_O = 2.6 \text{ mA}$ $-I_O = 3.3 \text{ mA}$		
		3.98 5.48			3.84 5.34		3.7 5.2		V	4.5 6.0	RS=V <sub>CC</sub> and MR=V <sub>CC</sub>	$-I_O = 0.65 \text{ mA}$ $-I_O = 0.85 \text{ mA}$		
		1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9		1.9 4.4 5.9		V	2.0 4.5 6.0	RS=GND and MR=GND	$-I_O = 20 \mu\text{A}$ $-I_O = 20 \mu\text{A}$ $-I_O = 20 \mu\text{A}$		
		1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9		1.9 4.4 5.9		V	2.0 4.5 6.0	RS=V <sub>CC</sub> and MR=V <sub>CC</sub>	$-I_O = 20 \mu\text{A}$ $-I_O = 20 \mu\text{A}$ $-I_O = 20 \mu\text{A}$		
V <sub>OH</sub>	HIGH level output voltage CTC output	3.98 5.48			3.84 5.34		3.7 5.2		V	4.5 6.0	RS=V <sub>IH</sub> and MR=V <sub>IL</sub>	$-I_O = 3.2 \text{ mA}$ $-I_O = 4.2 \text{ mA}$		
V <sub>OH</sub>	HIGH level output voltage except RTC output	1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9		1.9 4.4 5.9		V	2.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	$-I_O = 20 \mu\text{A}$ $-I_O = 20 \mu\text{A}$ $-I_O = 20 \mu\text{A}$		
V <sub>OH</sub>	HIGH level output voltage except RTC and CTC outputs	3.98 5.48			3.84 5.34		3.7 5.2		V	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	$-I_O = 4.0 \text{ mA}$ $-I_O = 5.2 \text{ mA}$		
V <sub>OL</sub>	LOW level output voltage RTC output			0.26 0.26		0.33 0.33		0.4 0.4		4.5 6.0	RS=V <sub>CC</sub> and MR=GND	$I_O = 2.6 \text{ mA}$ $I_O = 3.3 \text{ mA}$		
		0 0 0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1		V	2.0 4.5 6.0	RS=V <sub>CC</sub> and MR=GND	$I_O = 20 \mu\text{A}$ $I_O = 20 \mu\text{A}$ $I_O = 20 \mu\text{A}$		
V <sub>OL</sub>	LOW level output voltage CTC output			0.26 0.26		0.33 0.33		0.4 0.4	V	4.5 6.0	RS=V <sub>IL</sub> and MR=V <sub>IH</sub>	$I_O = 3.2 \text{ mA}$ $I_O = 4.2 \text{ mA}$		



SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS					
		74HC							V <sub>CC</sub> V	V <sub>I</sub>	OTHER			
		+25			−40 to +85		−40 to +125							
		min.	typ.	max.	min.	max.	min.	max.						
V <sub>OL</sub>	LOW level output voltage except RTC output	0 0 0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1		V	2.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA		
V <sub>OL</sub>	LOW level output voltage except RTC and CTC outputs			0.26 0.26	0.33 0.33		0.4 0.4		V	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA I <sub>O</sub> = 5.2 mA		
±I <sub>I</sub>	input leakage current			0.1	1.0		1.0		μA	6.0	V <sub>CC</sub> or GND			
I <sub>CC</sub>	quiescent supply current			8.0	80.0		160.0		μA	6.0	V <sub>CC</sub> or GND	I <sub>O</sub> = 0		

### AC CHARACTERISTICS FOR 74HC

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS					
		74HC							V <sub>CC</sub> V	WAVEFORMS				
		+25			−40 to +85		−40 to +125							
		min.	typ.	max.	min.	max.	min.	max.						
t <sub>PHL</sub> / t <sub>TPLH</sub>	propagation delay RS to Q <sub>3</sub>	99 36 29	300 60 51		375 75 64		450 90 77		ns	2.0 4.5 6.0	Fig. 12			
t <sub>PHL</sub> / t <sub>TPLH</sub>	propagation delay Q <sub>n</sub> to Q <sub>n+1</sub>	22 8 6	80 16 14		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 14			
t <sub>PHL</sub>	propagation delay MR to Q <sub>n</sub>	55 20 16	175 35 30		220 44 37		265 53 45		ns	2.0 4.5 6.0	Fig. 13			
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time	19 7 6	75 15 13		95 19 16		110 22 19		ns	2.0 4.5 6.0	Fig. 12			
t <sub>W</sub>	clock pulse width RS; HIGH or LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 12			
t <sub>W</sub>	master reset pulse width MR; HIGH	80 16 14	25 9 7		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 13			
t <sub>rem</sub>	removal time MR to RS	100 20 17	28 10 8		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 13			
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	26 80 95		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 12			



## DC CHARACTERISTICS FOR 74HCT

Output capability: standard (except for RTC and CTC)

$I_{CC}$  category: MSI

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS						
		74HCT								V <sub>CC</sub> V	V <sub>I</sub>	OTHER				
		+25			−40 to +85		−40 to +125									
		min.	typ.	max.	min.	max.	min.	max.								
V <sub>IH</sub>	HIGH level input voltage	2.0			2.0		2.0		V	4.5 to 5.5		note 2				
V <sub>IL</sub>	LOW level input voltage			0.8	0.8		0.8		V	4.5 to 5.5		note 2				
V <sub>OH</sub>	HIGH level output voltage RTC output	3.98			3.84		3.7		V	4.5	RS=GND and MR=GND	−I <sub>O</sub> = 2.6 mA				
		3.98			3.84		3.7		V	4.5	RS=V <sub>CC</sub> and MR=V <sub>CC</sub>	−I <sub>O</sub> = 0.65 mA				
		4.4	4.5		4.4		4.4		V	4.5	RS=GND and MR=GND	−I <sub>O</sub> = 20 μA				
		4.4	4.5		4.4		4.4		V	4.5	RS=V <sub>CC</sub> and MR=V <sub>CC</sub>	−I <sub>O</sub> = 20 μA				
V <sub>OH</sub>	HIGH level output voltage CTC output	3.98			3.84		3.7		V	4.5	RS=V <sub>IH</sub> and MR=V <sub>IL</sub>	−I <sub>O</sub> = 3.2 mA				
V <sub>OH</sub>	HIGH level output voltage except RTC output	4.4	4.5		4.4	*	4.4		V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	−I <sub>O</sub> = 20 μA				
V <sub>OH</sub>	HIGH level output voltage except RTC and CTC outputs	3.98			3.84		3.7		V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	−I <sub>O</sub> = 4.0 mA				
V <sub>OL</sub>	LOW level output voltage RTC output			0.26		0.33		0.4	V	4.5	RS=V <sub>CC</sub> and MR=GND	I <sub>O</sub> = 2.6 mA				
		0	0.1		0.1		0.1		V	4.5	RS=V <sub>CC</sub> and MR=GND	I <sub>O</sub> = 20 μA				
V <sub>OL</sub>	LOW level output voltage CTC output			0.26		0.33		0.4	V	4.5	RS=V <sub>IL</sub> and MR=V <sub>IH</sub>	I <sub>O</sub> = 3.2 mA				
V <sub>OL</sub>	LOW level output voltage except RTC output	0	0.1		0.1		0.1		V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 20 μA				
V <sub>OL</sub>	LOW level output voltage except RTC and CTC outputs			0.26		0.33		0.4	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA				
±I <sub>I</sub>	input leakage current			0.1		1.0		1.0	μA	5.5	V <sub>CC</sub> or GND					



08-735 35 33



+46 8 735 35 29



INTERNET

970814

TEKNISK INFORMATION +46 8 735 35 15 ■ ORDERTEL +46 8 735 35 35 ■ ORDERFAX +46 8 730 30 88

Vi reserverar oss mot fel samt förbehåller oss rätten till ändringar utan föregående meddelande

SIDA: 7/9

## DC CHARACTERISTICS FOR 74HCT (continued)

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS					
		74HCT							V <sub>CC</sub> V	V <sub>I</sub>	OTHER			
		+25			−40 to +85		−40 to +125							
		min.	typ.	max.	min.	max.	min.	max.						
I <sub>CC</sub>	quiescent supply current			8.0		80.0		160.0	μA	5.5	V <sub>CC</sub> or GND	I <sub>O</sub> = 0		
ΔI <sub>CC</sub>	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1)		100	360		450		490	μA	4.5 to 5.5	V <sub>CC</sub> −2.1 V	other inputs at V <sub>CC</sub> or GND; I <sub>O</sub> = 0		

### Notes to HCT types

- The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given here.  
To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.
- Only input MR (pin 12) has TTL input switching levels for the HCT versions.

INPUT	UNIT LOAD COEFFICIENT
MR	0.40

## AC CHARACTERISTICS FOR 74HCT

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS					
		74HCT							V <sub>CC</sub> V	WAVEFORMS				
		+25			−40 to +85		−40 to +125							
		min.	typ.	max.	min.	max.	min.	max.						
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay RS to Q <sub>3</sub>		33	66		83		99	ns	4.5	Fig. 12			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay Q <sub>n</sub> to Q <sub>n+1</sub>		8	16		20		24	ns	4.5	Fig. 14			
t <sub>PHL</sub>	propagation delay MR to Q <sub>n</sub>		21	44		55		66	ns	4.5	Fig. 13			
t <sub>THL</sub> / t <sub>T LH</sub>	output transition time		7	15		19		22	ns	4.5	Fig. 12			
t <sub>W</sub>	clock pulse width RS; HIGH or LOW	16	6		20		24		ns	4.5	Fig. 12			
t <sub>W</sub>	master reset pulse width MR; HIGH	16	6		20		24		ns	4.5	Fig. 13			
t <sub>rem</sub>	removal time MR to RS	26	13		33		39		ns	4.5	Fig. 13			
f <sub>max</sub>	maximum clock pulse frequency	30	80		24		20		MHz	4.5	Fig. 12			




Fig. 7 Test set-up for measuring forward transconductance  $g_{fs} = di_o/dv_i$ ; at  $v_o$  is constant (see also graph Fig. 8); MR = LOW.




Fig. 8 Typical forward transconductance  $g_{fs}$  as a function of the supply voltage  $V_{CC}$  at  $T_{amb} = 25^\circ C$ .




Fig. 9 RC oscillator frequency as a function of  $R_t$  and  $C_t$  at  $V_{CC} = 2.0$  to  $6.0$  V;  
 $T_{amb} = 25^\circ C$ .  
 $C_t$  curve at  $R_t = 100$  kΩ;  $R_2 = 200$  kΩ.  
 $R_t$  curve at  $C_t = 1$  nF;  $R_2 = 2 \times R_t$ .

## RC OSCILLATOR




Fig. 10 Example of a RC oscillator.  
 Typical formula for oscillator frequency:  

$$f_{osc} = \frac{1}{2.5 \times R_t \times C_t}$$

## TIMING COMPONENT LIMITATIONS

The oscillator frequency is mainly determined by  $R_t C_t$ , provided  $R_2 \approx 2R_t$  and  $R_2 C_2 \ll R_t C_t$ . The function of  $R_2$  is to minimize the influence of the forward voltage across the input protection diodes on the frequency. The stray capacitance  $C_2$  should be kept as small as possible. In consideration of accuracy,  $C_t$  must be larger than the inherent stray capacitance.  $R_t$  must be larger than the "ON" resistance in series with it, which typically is 280 Ω at  $V_{CC} = 2.0$  V, 130 Ω at  $V_{CC} = 4.5$  V and 100 Ω at  $V_{CC} = 6.0$  V. The recommended values for these components to maintain agreement with the typical oscillation formula are:

$C_t > 50$  pF, up to any practical value,


$10$  kΩ <  $R_t < 1$  MΩ.

In order to avoid start-up problems,  $R_t \geq 1$  kΩ.



### TYPICAL CRYSTAL OSCILLATOR

In Fig. 11, R2 is the power limiting resistor.  
 For starting and maintaining oscillation a minimum transconductance is necessary, so R2 should not be too large. A practical value for R2 is 2.2 k $\Omega$ .



7293329

Fig. 11 External components connection for a crystal oscillator.

### AC WAVEFORMS




Fig. 12 Waveforms showing the clock (RS) to output ( $Q_3$ ) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.




Fig. 13 Waveforms showing the master reset (MR) pulse width, the master reset to output ( $Q_n$ ) propagation delays and the master reset to clock (RS) removal time.




Fig. 14 Waveforms showing the output ( $Q_n$ ) to  $Q_{n+1}$  propagation delays.

#### Note to AC waveforms

- (1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$
- HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = \text{GND to } 3 \text{ V}$