


**ELFA artikelnr.**

SIDA: 1/5

## 73-550-84 74HCT4040N logikkrets

74HC/HCT4040

### 12-STAGE BINARY RIPPLE COUNTER

#### FEATURES

- Output capability: standard
- I<sub>CC</sub> category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT4040 are high-speed Si-gate CMOS devices and are pin compatible with the "4040" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT4040 are 12-stage binary ripple counters with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve parallel outputs (Q<sub>0</sub> to Q<sub>11</sub>).

The counter advances on the HIGH-to-LOW transition of CP.

A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of CP.

Each counter stage is a static toggle flip-flop.

#### APPLICATIONS

- Frequency dividing circuits
- Time delay circuits
- Control counters

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>0</sub> Q <sub>n</sub> to Q <sub>n+1</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	14 8	16 8	ns ns
f <sub>max</sub>	maximum clock frequency		90	79	MHz
C <sub>I</sub>	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	20	20	pF

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

#### Notes

1. CPD is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W):

$$P_D = CPD \times V_{CC}^2 \times f_I + \sum (C_L \times V_{CC}^2 \times f_O) \text{ where:}$$

f<sub>I</sub> = input frequency in MHz      C<sub>L</sub> = output load capacitance in pF  
 f<sub>O</sub> = output frequency in MHz      V<sub>CC</sub> = supply voltage in V  
 $\sum (C_L \times V_{CC}^2 \times f_O)$  = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>  
 For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

### PACKAGE OUTLINES

#### SEE PACKAGE INFORMATION SECTION

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
8	GND	ground (0 V)
9, 7, 6, 5, 3, 2, 4, 13, 12, 14, 15, 1	Q <sub>0</sub> to Q <sub>11</sub>	parallel outputs
10	CP	clock input (HIGH-to-LOW, edge-triggered)
11	MR	master reset input (active HIGH)
16	V <sub>CC</sub>	positive supply voltage




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.




Fig. 3 IEC logic symbol.




Fig. 4 Functional diagram.

**FUNCTION TABLE**

INPUTS		OUTPUTS
$\bar{CP}$	MR	$Q_n$
$\uparrow$	L	no change
$\downarrow$	L	count
X	H	L

H = HIGH voltage level

L = LOW voltage level

X = don't care

 $\uparrow$  = LOW-to-HIGH clock transition


 $\downarrow$  = HIGH-to-LOW clock transition


Fig. 5 Logic diagram.




Fig. 6 Timing diagram.



## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

$I_{CC}$  category: MSI

## AC CHARACTERISTICS FOR 74HC

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	$T_{amb}$ ( $^{\circ}$ C)						UNIT	TEST CONDITIONS			
		74HC							V <sub>CC</sub> V	WAVEFORMS		
		+25			-40 to +85		-40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
$t_{PHL}/t_{PLH}$	propagation delay $\bar{C}P$ to $Q_0$	47 17 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7		
$t_{PHL}/t_{PLH}$	propagation delay $Q_n$ to $Q_{n+1}$	28 10 8	100 20 17		125 25 21		150 30 26	ns	2.0 4.5 6.0	Fig. 7		
$t_{PHL}$	propagation delay MR to $Q_n$	61 22 18	185 37 31		230 46 39		280 56 48	ns	2.0 4.5 6.0	Fig. 7		
$t_{THL}/t_{TLH}$	output transition time	19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 7		
$t_W$	clock pulse width HIGH or LOW	80 16 14	14 5 4		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig. 7		
$t_W$	master reset pulse width; HIGH	80 16 14	22 8 6		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig. 7		
$t_{rem}$	removal time MR to $\bar{C}P$	50 10 9	8 3 2		65 13 11		75 15 13	ns	2.0 4.5 6.0	Fig. 7		
$f_{max}$	maximum clock pulse frequency	6.0 30 35	27 82 98		4.8 24 28		4.0 20 24	MHz	2.0 4.5 6.0	Fig. 7		

March 1988



## DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

$I_{CC}$  category: MSI

### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications.

To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
$\bar{C}P$	0.85
MR	1.10

## AC CHARACTERISTICS FOR 74HCT

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	$T_{amb}$ (°C)						UNIT	TEST CONDITIONS			
		74HCT							V <sub>CC</sub> V	WAVEFORMS		
		+25			−40 to +85		−40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
$t_{PHL}/t_{PLH}$	propagation delay $\bar{C}P$ to $Q_0$		19	40		50		60	ns	4.5	Fig. 7	
$t_{PHL}/t_{PLH}$	propagation delay $Q_n$ to $Q_{n+1}$		10	20		25		30	ns	4.5	Fig. 7	
$t_{PHL}$	propagation delay MR to $Q_n$		23	45		56		68	ns	4.5	Fig. 7	
$t_{THL}/t_{TLH}$	output transition time		7	15		19		22	ns	4.5	Fig. 7	
$t_W$	clock pulse width HIGH or LOW	16	7		20		24		ns	4.5	Fig. 7	
$t_W$	master reset pulse width; HIGH	16	6		20		24		ns	4.5	Fig. 7	
$t_{rem}$	removal time MR to $\bar{C}P$	10	2		13		15		ns	4.5	Fig. 7	
$f_{max}$	maximum clock pulse frequency	30	72		24		20		MHz	4.5	Fig. 7	

March 1988



## AC WAVEFORMS




Fig. 7 Waveforms showing the clock ( $\bar{CP}$ ) to output ( $Q_n$ ) propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency. Also showing the master reset (MR) pulse width, the master reset to output ( $Q_n$ ) propagation delays and the master reset to clock ( $\bar{CP}$ ) removal time.

## Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$ .  
HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = \text{GND to } 3 \text{ V}$ .

March 1988