

ASSP **Dual Serial Input PLL Frequency Synthesizer**

MB15F78UL

DESCRIPTION

The Fujitsu MB15F78UL is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 2600MHz and a 1200MHz prescalers. A 32/33 or a 64/65 for the 2600MHz prescaler, and a 16/17 or a 32/33 for the 1200MHz prescaler can be selected for the prescaler that enables pulse swallow operation.

The BiCMOS process is used, as a result a supply current is typically 4.5mA typ. at 2.7V. The supply voltage range is from 2.4V to 3.6V. A refined charge pump supplies well-balanced output current with 1.5mA and 6mA selectable by serial data. The data format is same as the previous one MB15F08SL, MB15F78SP. Fast locking is acheived for adopting the new circuit.

The new package(BCC20) decreases a mount area of MB15F78UL more than 30% comparing with the former BCC16(for dual PLL).

MB15F78SP is ideally suited for wireless mobile communications, such as GSM and PCS.

FEATURES

- High frequency operation: RX synthesizer : 2600MHz max
- TX synthesizer : 1200MHz max
- Low power supply voltage: Vcc = 2.4 to 3.6 V
- Ultra Low power supply current : Icc = 4.5 mA typ. (Vcc = Vp=2.7V, Ta=25°C, SW=0 in TX, RX locking state)
- Direct power saving function : Power supply current in power saving mode
- Typ. 0.1 μA(Vcc=Vp=2.7V, Ta=25°C), Max. 10 μA(Vcc=Vp=2
- Dual modulus prescaler : 2600MHz prescaler(32/33. 64/65) / 1200MHz prescaler(16/17 o 32
 Serial input 14-bit programmable reference divider: R = 3 to 16,383
 Serial input programmable divider consisting of:

 Binary 7-bit swallow counter: 0 to 127
 Binary 11-bit programmable counter: 3 to 2,047


 On-chip phase comparator for fast lock and low pds
 On-chip phase control for phase comparator
 On-chip phase control for phase comparator

- Operating temperature: Ta = -40 to 85°C
- Sireal data format compatible with MB15F08SL



MB15F78UL

PIN ASSIGNMENT




PIN DESCRIPTIONS

Pin	No.	Pin		
TSSOP	BCC	name	I/O	Descriptions
1	19	OSCIN	I	The programmable reference divider input. TCXO should be connected with a AC coupling capacitor.
2	20	GND	-	Ground for OSC input buffer and the shift registor circuit.
3	1	fin⊤x	I	Prescaler input pin for the TX-PLL. Connection to an external VCO should be AC coupling.
4	2	Xfin⊤x	I	Prescaler complimentary input for the TX-PLL section. This pin should be grounded via a capacitor.
5	3	GNDTX	-	Ground for the TX-PLL section.
6	4	Vсс тх	-	Power supply voltage input pin for the TX-PLL section(except for the charge pump circuit), the shift register and the oscillator input buffer. When power is OFF, latched data of TX-PLL is lost.
7	5	PSτx	I	Power saving mode control for the TX-PLL section. This pin must be set at "L" Power-ON. (Open is prohibited.) PSTx = "H"; Normal mode PSTx = "L"; Power saving mode
8	6	Vртх	-	Power supply voltage input pin for the TX-PLL charge pump.
9	7	Dotx	0	Charge pump output for the TX-PLL section. Phase characteristics of the phase detector can be reversed by FC-bit.
10	8	LD/fout	0	Lock detect signal output(LD)/ phase comparator monitoring outut (fout). The output signal is selected by a LDS bit in a serial data. LDS bit = "1" ; outputs fout signal LDS bit = "0" ; outputs LD sihnal
11	9	Dorx	0	Charge pump output for the RX-PLL section. Phase characteristics of the phase detector can be reversed by FC-bit.
12	10	Vprx	-	Power supply voltage input pin for the RX-PLL charge pump.
13	11	PS _{RX}	I	Power saving mode control for the RX-PLL section. This pin must be set at "L" Power-ON. (Open is prohibited.) $PS_{RX} =$ "H"; Normal mode $PS_{RX} =$ "L"; Power saving mode
14	12	VCCRX	-	Power supply voltage input pin for the RX-PLL section(except for the charge pump circuit).
15	13	GND _{RX}	-	Ground for the RX-PLL section.
16	14	Xfinrx	I	Prescaler complimentary input for the RX-PLL section. This pin should be grounded via a capacitor.
17	15	fin _{RX}	I	Prescaler input pin for the RX-PLL. Connction to an external VCO should be AC coupling.
18	16	LE	I	Load enable signal input (with the schmitt trigger circuit.) When LE is set "H", data in the shift register is transferred to the corre- sponding latch according to the control bit in a serial data.
19	17	Data	I	Serial data input (with the schmitt trigger circuit.) A data is transferred to the corresponding latch (TX-ref counter, TX- prog. counter, RX-ref. counter, RX-prog. counter) according to the con- trol bit in a serial data.
20	18	Clock	I	Clock input for the 23-bit shift register (with the schmitt trigger circuit.) One bit data is shifted into the shift register on a rising edge of the clock.

MB15F78UL

BLOCK DIAGRAM





() -- BCC 20

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit	Remark
Power augely veltage	Vcc	-0.5 to +4.0	V	
Power supply voltage	Vp	Vcc to +4.0	V	
Input voltage	Vi	-0.5 to Vcc +0.5	V	
	Vo	GND to Vcc	V	LD/fout
Output voltage	Vdo	GND to Vp	V	Do
Storage temperature	Tstg	-55 to +125	°C	

Note: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Value	Unit	Remark	
Falameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Dower oupply veltage	Vcc	2.4	2.7	3.6	V	Vccrx = Vcctx
Power supply voltage	Vp	Vcc	2.7	3.6	V	
Input voltage	Vı	GND	_	Vcc	V	
Operating temperature	Ta	-40	_	+85	°C	

Handling Precautions

(1) VCCRX, VPRX, VCCTX and VPTX must supply equal voltage.

Even if either RX-PLL or TX-PLL is not used, power must be supplied to both Vccrx, Vprx, Vccrx and Vprx to keep them equal. It is recommended that the non-use PLL is controlled by power saving function.

(2) To protect against damage by electrostatic discharge, note the following handling precautions: -Store and transport devices in conductive containers.

-Use properly grounded workstations, tools, and equipment.

-Turn off power before inserting or removing this device into or from a socket.

-Protect leads with conductive sheet, when transporting a board mounted device.

ELECTRICAL CHARACTERISTICS

(Vcc = 2.4 to 3.6 V, Ta = -40 to +85°C)

D (Value			
Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit	
Power supply current*1		Ісстх	fintx=910MHz Vcctx=Vptx=2.7V	1.1	1.7	2.4	mA	
Power supply current		Iccrx	finrx=2500MHz Vccrx=Vprx=2.7V	1.8	2.8	3.9	mA	
Power saving current*9		PSTX	PSTX=PSRX= "L"	_	0.1 ^{*2}	10	μΑ	
Fower saving current		IPSRX	PSTX=PSRX= "L"	_	0.1 ^{*2}	10	μΑ	
	fin _{Tx*3}	fin⊤x	TX PLL	100	-	1200	MHz	
Operating frequency	fin _{RX} *3	fin _{RX}	RX PLL	400	-	2600	MHz	
	OSCIN	fosc	_	3	-	40	MHz	
	fintx	Pfin⊤x	TX PLL, 50 Ω system	-15	-	+2	dBm	
Input sensitivity	finrx	Pfinrx	RX PLL, 50 Ω system	-15	_	+2	dBm	
	OSCIN	Vosc	-	0.5	-	Vcc	Vр-р	
"H" level Input voltage	Data,	Vін	Schmitt trigger input	Vcc× 0.7+0.4	_	-	V	
"L" level Input voltage	Clock, LE	VIL	Schmitt trigger input	_	_	Vcc× 0.3-0.4	V	
"H" level Input voltage	50	Vін	_	Vcc× 0.7	_	_	N	
"L" level Input voltage	PS	VIL	_	_	_	Vcc× 0.3	V	
"H" level Input current	Data,	IH ^{*4}	_	-1.0	_	+1.0		
"L" level Input current	Clock, LE, PS	IIL ^{*4}	-	-1.0	_	+1.0	μA	
"H" level Input current		Ін	_	0	_	+100		
"L" level Input current	OSCIN	IIL ^{*4}	_	-100	-	0	μA	
"H" level output voltage	LD/fout	Vон	Vcc=Vp=2.7V, Іон=–1mA	Vcc – 0.4	_	_	V	
"L" level output voltage		Vol	Vcc=Vp=2.7V, Io∟=1mA	_	_	0.4		
"H" level output voltage	Do тх	Vdoh	Vcc=Vp=2.7V, Іоон=-0.5mA	Vp – 0.4	_	_	V	
"L" level output voltage	Dorx	Vdol	Vcc=Vp=2.7V, IdoL=0.5mA	_	_	0.4		
High impedance cutoff current	Dotx Dorx	IOFF	Vcc=Vp=2.7V, Voff=0.5V to Vp-0.5V	_	-	2.5	nA	
"H"level Output current		Іон⁺₄	Vcc = Vp = 2.7V	_	_	-1.0		
"L" level Output current	LD/fout	Idol	Vcc = Vp = 2.7V	1.0	-	-	mA	


(Continued)

(Continued)

Ta =(Vcc =	= 2.4 to 3.6	V, Ta = -40) to +85°C)
------------	--------------	-------------	-------------

Parameter		Symbol	Condi	tion			Unit	
Farameter		Symbol	Condi	uon	Min.	Тур.	Max.	Unit
			Vcc=Vp	CS bit ="H"	-8.2	-6.0	-4.1	
"H"level Output current	Do тх*8	Ідон*4	=2.7 V V _{DOH} =V _P /2 Ta= 25°С	CS bit ="L"	-2.2	-1.5	-0.8	mA
	Dorx		Vcc=Vp	CS bit ="H"	4.1	6.0 8.		IIIA
"L" level Output current		Idol	=2.7 V V _{DOL} =V _P /2 Ta= 25°C	CS bit ="L"	0.8	1.5	2.2	
	Idol/Idoh	DOMT ^{*5}	VDO=Vp/2		-	3	_	%
Charge pump	vs Vdo	DOVD ^{*6}	0.5V <u><</u> Vdo <u><</u> V	/p-0.5V	_	10	_	%
current rate	vs Ta	$\begin{array}{c c} & -40^{\circ}C \leq Ta \leq 85^{\circ}C, \\ V_{DO}=V_{p}/2 \end{array}$		35 °C,	_	5	_	%

- *1: Conditions; fosc=12.8MHz, Ta = 25°C, SW="L" in locking state.
- *2: VCCTX=VpTX=VCCRX=VpRX=2.7V, fosc=12.8MHz, Ta = 25°C, in power saving mode.
- *3: AC coupling. 1000pF capacitor is connected under the condition of min. operating frequency.
- *4: The symbol "-"(minus) means direction of current flow.
- *5: Vcc=Vp=2.7V, Ta=25°C (||I₃| |I₄||) / [(|I₃| + |I₄|)/2] x 100(%)
- *6: Vcc=Vp=2.7V, Ta=25°C [(||I₂| |I₁||) /2] / [(|I₁| + |I₂|)/2] x 100(%) (Applied to each IDOL, IDOH)
- *7: Vcc=Vp=2.7V, [(||ID0(85C)| |ID0(-40C)||) /2] / [(|ID0(85C)| + |ID0(-40C)|) /2] x 100(%) (Applied to each IDOL, IDOH)
- *8: When Charge pump current is measured, set LDS="0", T1="0" and T2="1".
- *9: PSTX=PSRX=GND (VIL=GND and VIH=Vcc for Clock, Data, LE)



FUNCTIONAL DESCRIPTIONS

The divide ratio can be calculated using the following equation:

 $f_{VCO} = \{(P \times N) + A\} \times f_{OSC} \div R$

fvco: Output frequency of external voltage controlled oscillator (VCO)

- P: Preset divide ratio of dual modulus prescaler (16 or 32 for TX-PLL, 32 or 64 for RX-PLL)
- N: Preset divide ratio of binary 11-bit programmable counter (3 to 2,047)
- A: Preset divide ratio of binary 7-bit swallow counter ($0 \le A \le 127$, condition; A < N)
- fosc: Reference oscillation frequency
- R: Preset divide ratio of binary 14-bit programmable reference counter (3 to 16,383)

Serial Data Input

Serial data is entered using three pins, Data pin, Clock pin, and LE pin. Programmable dividers of TX/RX-PLL sections, programmable reference dividers of TX/RX-PLL sections are controlled individually. Serial data of binary data is entered through Data pin.

On a rising edge of clock, one bit of serial data is transferred into the shift register. On a rising edge of load enable signal, the data stored in the shift register is transferred to one of latch of them depending upon the control bit data setting.

Con	trol bit	Destination of serial data
CN1	CN2	Destination of serial data
0	0	The programmable reference counter for the TX-PLL.
1	0	The programmable reference counter for the RX-PLL.
0	1	The programmable counter and the swallow counter for the TX-PLL
1	1	The programmable counter and the swallow counter for the RX-PLL

Table1. Control Bit

Shift Register Configuration

Pro LSB	-	mm	able	Ref	eren	ce C	oun	ter		Da	ta Flo	- wc										MSB
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	y 23
C N 1	C N 2	Т 1	Т 2	R 1	R 2	R 3	R 4	R 5	R 6	R 7	R 8	R 9	R 10	R 11	R 12	R 13	R 14	C S	x	x	x	x
	R1 to R14: Divide ratio setting bits for the programmable reference counter (3 to 16,383)T1, 2: LD/fout output setting bit												[Tal [Tal	ble. 1 ble. 2 ble. 3 ble. 8	- [] []							

	Pro	gran	nmak	ole Co	ount	er																
LSB			Data Flow													MSB ↓						
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
С	С	L	s	F	А	А	А	А	А	А	А	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν
N 1	N 2	D S	W TX/RX	C TX/RX	1	2	3	4	5	6	7	1	2	3	4	5	6	7	8	9	10	11
		A1 te SW1 FCT: LDS	o N11 o A7 ⁻ x/RX x/RX	: C : C : C (' : P	Divide Divide 16/17 Phase D/fou	e ratio e ratio e ratio 7 or 32 e cont ut sigr	settir settir 2/33 f rol bit nal se	ng bits ng bit or the for the lect b	s for t for th SWT ne pha	he sw e pre x, 32	vallow scale /33 or	r r 64/6	nter (0 5 for) to 12 the S	27) Wrx)		<i>(</i>)			[Tab [Tab [Tab [Tab	le. 1] le. 4] le. 5] le. 6] le. 7] le. 3]	

Table2. Binary 14-bit Programmable Reference Counter Data Setting

Divide ratio (R)	R 14	R 13	R 12	R 11	R 10	R 9	R 8	R 7	R 6	R 5	R 4	R 3	R 2	R 1
3	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 3 is prohibited.

Table.3 LD/fout output Selectable Bit Setting

LD/fout	pin state	LDS	T1	T2
		0	0	0
LD o	utput	0	1	0
		0	1	1
	fr⊤x	1	0	0
fout	frrx	1	1	0
output	fртх	1	0	1
fprx		1	1	1

Divide ratio (N)	N 11	N 10	N 9	N 8	N 7	N 6	N 5	N 4	N 3	N 2	N 1
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•			•			•	•				•
2047	1	1	1	1	1	1	1	1	1	1	1

Table.4 Binary 11-bit Programmable Counter Data Setting

Note: • Divide ratio less than 3 is prohibited.

Table.5 Binary 7-bit Swallow Counter Data Setting

Divide ratio (N)	A 7	A 6	A 5	A 4	A 3	A 2	A 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

Note: • Divide ratio (A) range = 0 to 127

Table. 6 Prescaler Data Setting

		SW = "1"	SW = "0"
Prescaler divide ratio	TX-PLL	16/17	32/33
	RX-PLL	32/33	64/65

Table. 7 Phase Comparator Phase Switching Data Setting

	FCTX,RX = 1	FCTX,RX = 0				
	Do τx,rx					
fr > fp	Н	L				
fr = fp	Z	Z				
fr < fp	L	Н				
VCO polarity	1	2				

Note: • Z = High-impedance

 Depending upon the VCO and LPF polarity, FC bit should be set.




Table. 8 Charge Pump Current Setting

CS	Current value
1	<u>+</u> 6.0 mA
0	<u>+</u> 1.5 mA

4. Power Saving Mode (Intermittent Mode Control Circuit)

Table 9. PS Pin Setting

PS pin	Status					
Н	Normal mode					
L	Power saving mode					

The intermittent mode control circuit reduces the PLL power consumption.

By setting the PS pin low, the device enters into the power saving mode, reducing the current consumption. See the Electrical Characteristics chart for the specific value.

The phase detector output, Do, becomes high impedance.

For the single PLL, the lock detector, LD, remains high, indicating a locked condition.

For the dual PLL, the lock detector, LD, is as shown in the LD Output Logic table.


Setting the PS pin high, releases the power saving mode, and the device works normally.

The intermittent mode control circuit also ensures a smooth startup when the device returns to normal operation. When the PLL is returned to normal operation, the phase comparator output signal is unpredictable. This is because of the unknown relationship between the comparison frequency (fp) and the reference frequency (fr) which can cause a major change in the comparator output, resulting in a VCO frequency jump and an increase in lockup time.


To prevent a major VCO frequency jump, the intermittent mode control circuit limits the magnitude of the error signal from the phase detector when it returns to normal operation.

Note: When power (Vcc) is first applied, the device must be in standby mode, PS=Low, for at least 1µs.

Note: • PS pin must be set at "L" for Power ON.




SERIAL DATA INPUT TIMING



Parameter	Min.	Тур.	Max.	Unit	Parameter	Min.	Тур.	Max.	Unit
t1	20	-	Ι	ns	t5	100	Η	_	ns
t2	20	_	-	ns	t6	20	-	-	ns
t3	30	-	Ι	ns	t7	100	Ι	_	ns
t4	30	-	_	ns					

Note: LE should be "L" when the data is transferred into the shift register.

PHASE DETECTOR OUTPUT WAVEFORM




Note: • Phase error detection range = -2π to $+2\pi$

- Pulses on Dotx/RX signals are output to prevent dead zone.
- LD output becomes low when phase error is two or more.
- LD output becomes high when phase error is twL or less and continues to be so for three cycles or more.
- twu and twL depend on OSCin input frequency as follows.
 twu ≥ 2/fosc: i.e. twu ≥ 156.3ns when foscin = 12.8 MHz
 twL ≤ 4/fosc: i.e. twL ≤ 312.5ns when foscin = 12.8 MHz

Dec. 2000	
Edition 2.0	


■ TEST CIRCUIT (for Measuring Input Sensitivity fin/OSCin)




Note : TSSOP-20

MB15F78UL

APPLICATION EXAMPLE



PACKAGE DIMENSION



(Continued)

20 pad, Plastic BCC (LCC-20P-M05)

