## ASSP

## Dual Serial Input PLL Frequency Synthesizer

## MB15F07SL

## DESCRIPTION

The Fujitsu MB15F07SL is a serial input Phase Locked Loop (PLL) frequency synthesizer with two 1100 MHz prescalers. The two 1100 MHz prescalers have a dual modulus division ratio of $128 / 129$ or $64 / 65$ enabling pulse swallowing operation.
The supply voltage range is between 2.4 V and 3.6 V . The MB15F07SL uses the latest BiCMOS process. As a result, the supply current is typically 5 mA at 2.7 V . A refined charge pump supplies a well-balanced output current of 1.5 mA or 6 mA . The charge pump current is selectable by serial data.
MB15F07SL is ideally suited for wireless mobile communications, such as GSM and PDC.

## ■ FEATURES

- High frequency operation: PLL 1, 2: 1100 MHz max
- Low power supply voltage: Vcc $=2.4$ to 3.6 V
- Ultra Low power supply current: $\mathrm{Icc}=5.0 \mathrm{~mA}$ typ. ( $\mathrm{Vcc}=2.7 \mathrm{~V}$, $\mathrm{Ta}=+25^{\circ} \mathrm{C}$, in PLL1, 2 locking state)

$$
\mathrm{Icc}=5.5 \mathrm{~mA} \text { typ. }\left(\mathrm{V} \mathrm{cc}=3.0 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C} \text {, in PLL1, } 2 \text { locking state }\right)
$$

- Direct power saving function: Power supply current in power saving mode

Typ. $0.1 \mu \mathrm{~A}\left(\mathrm{Vcc}=\mathrm{Vp}=3.0 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}\right)$, Max. $10 \mu \mathrm{~A}(\mathrm{Vcc}=\mathrm{Vp}=3.0 \mathrm{~V})$

- Dual modulus prescaler: 1100 MHz prescaler (64/65, 128/129)
- Serial input 14-bit programmable reference divider: $\mathrm{R}=3$ to 16,383
- Serial input programmable divider consisting of:
- Binary 7-bit swallow counter: 0 to 127
- Binary 11-bit programmable counter: 3 to 2,047
- Software selectable charge pump current
- On-chip phase control for phase comparator
- Operating temperature: $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$


## PACKAGES



## MB15F07SL

## PIN ASSIGNMENTS


(FPT-16P-M05)

16-pad BCC

(LCC-16P-M03)

## PIN DESCRIPTIONS

| Pin no. |  | $\begin{gathered} \text { Pin } \\ \text { name } \end{gathered}$ | I/O | Descriptions |
| :---: | :---: | :---: | :---: | :---: |
| SSOP | BCC |  |  |  |
| 1 | 16 | GND2 | - | Ground for PLL 2 section. |
| 2 | 1 | OSCin | 1 | The programmable reference divider input. TCXO should be connected with a AC coupling capacitor. |
| 3 | 2 | GND ${ }_{1}$ | - | Ground for the PLL 1 section. |
| 4 | 3 | $\mathrm{fin}_{1}$ | 1 | Prescaler input pin for the PLL 1. Connection to an external VCO should be via AC coupling. |
| 5 | 4 | Vcc1 | - | Power supply voltage input pin for the PLL 1 section. |
| 6 | 5 | LD/fout | 0 | Lock detect signal output (LD)/phase comparator monitoring output (fout). <br> The output signal is selected by LDS bit in a serial data. <br> LDS bit = "H" ; outputs fout signal <br> LDS bit = "L" ; outputs LD signal |
| 7 | 6 | PS 1 | 1 | Power saving mode control for the PLL 1 section. This pin must be set at "L" during Power-ON. (Open is prohibited.) <br> PS 1 = "H" ; Normal mode <br> $P S_{1}=$ "L" ; Power saving mode |
| 8 | 7 | Do1 | 0 | Charge pump output for the PLL 1 section. Phase characteristics of the phase detector can be selected via programming of the FC-bit. |
| 9 | 8 | Doz | O | Charge pump output for the PLL 2 section. <br> Phase characteristics of the phase detector can be selected via programming of the FC-bit. |
| 10 | 9 | PS2 | 1 | Power saving mode control for the PLL 2 section. This pin must be set at "L" during Power-ON. (Open is prohibited.) <br> $\mathrm{PS}_{2}=$ " H "; Normal mode <br> $\mathrm{PS}_{2}=$ "L" ; 'Power saving mode |
| 11 | 10 | Xfin2 | 1 | Prescaler complementary input for the PLL 2 section. This pin should be grounded via a capacitor. |
| 12 | 11 | Vcc2 | - | Power supply voltage input pin for the PLL 2 section, the shift register and the oscillator input buffer. When power is OFF, latched data of PLL 2 is lost. |
| 13 | 12 | $\mathrm{fin}_{2}$ | 1 | Prescaler input pin for the PLL 2. Connection to an external VCO should be via AC coupling. |
| 14 | 13 | LE | 1 | Load enable signal inpunt (with a schmitt trigger input buffer.) When the LE bit is set " $H$ ", data in the shift register is transferred to the corresponding latch according to the control bit in the serial data. |
| 15 | 14 | Data | 1 | Serial data input (with a schmitt trigger input buffer.) <br> Data is transferred to the corresponding latch (PLL 1-ref counter, PLL 1 prog. counter, PLL 2-ref. counter, PLL 2-prog. counter) according to the control bit in the serial data. |
| 16 | 15 | Clock | 1 | Clock input for the 23-bit shift register (with a schmitt trigger input buffer.) One bit of data is shifted into the shift register on a rising edge of the clock. |

## MB15F07SL

## BLOCK DIAGRAM


$\bigcirc:$
SSOP
( ) : BCC

O -- SSOP
( ) -- BCC

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating |  | Unit | Remark |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc | -0.5 | +4.0 | V |  |
| Input voltage | $\mathrm{V}_{\mathrm{l}}$ | -0.5 | $\mathrm{Vcc}+0.5$ | V |  |
| Output voltage | $\mathrm{V} \circ$ | GND | V cc | V |  |
| Storage temperature | Tstg | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |  |

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Value |  |  | Unit | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Power supply voltage | Vcc | 2.4 | 3.0 | 3.6 | V |  |
| Input voltage | V | GND | - | Vcc | V |  |
| Operating temperature | Ta | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |  |

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## MB15F07SL

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{Vcc}=2.4 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter |  | Symbol | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  | Typ. | Max. |  |
| Power supply current*1 |  |  | Icc* ${ }^{*}$ | $\begin{aligned} & \text { PLL 1, PLL } 2 \text { total, } \\ & \text { fin }_{1}=\text { fin }_{2}=1100 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{cc} 1}=\mathrm{V}_{\mathrm{cc} 2}=2.7 \mathrm{~V} \\ & \left(\mathrm{~V}_{\mathrm{cc} 1}=\mathrm{V}_{\mathrm{cc} 2}=3.0 \mathrm{~V}\right) \end{aligned}$ | - | $\begin{gathered} 5.0 \\ (5.5) \end{gathered}$ | - | mA |
| Power saving current |  | Ips | $P S_{1}=P S_{2}=" L "$ | - | $0.1 * 2$ | 10 | $\mu \mathrm{A}$ |
| Operating frequency | $\mathrm{fin}_{1}{ }^{\text {3 }}$ | $\mathrm{fin}_{1}$ | PLL 1 | 100 | - | 1100 | MHz |
|  | $\mathrm{fin}^{2+3}$ | $\mathrm{fin}_{2}$ | PLL 2 | 100 | - | 1100 | MHz |
|  | OSCin | fosc | - | 3 | - | 40 | MHz |
| Input sensitivity | $\mathrm{fin}_{1}$ | $V \mathrm{fin}_{1}$ | PLL 1, $50 \Omega$ system | $-15^{* 8}$ | - | +2 | dBm |
|  | $\mathrm{fin}_{2}$ | Vfin2 | PLL 2, $50 \Omega$ system | -15*8 | - | +2 | dBm |
|  | OSCin | Vosc | - | 0.5 |  | Vcc | Vp-p |
| "H" level input voltage | Data, Clock, LE | $\mathrm{V}_{\mathrm{H}}$ | Schmitt trigger input | $\begin{gathered} V \operatorname{Cc} \times \\ 0.7+0.4 \end{gathered}$ | - | - | V |
| "L" level input voltage |  | VIL | Schmitt trigger input | - | - | $\begin{gathered} \mathrm{Vcc} \times \\ 0.3-0.4 \end{gathered}$ |  |
| "H" level input voltage | PS | $\mathrm{V}_{\mathrm{IH}}$ | - | Vcc $\times 0.7$ | - | - | V |
| "L" level input voltage |  | VIL | - | - | - | V cc $\times 0.3$ |  |
| "H" level input current | Data, Clock, LE, PS | $11 \mathbf{H}^{* 4}$ | - | -1.0 | - | +1.0 | $\mu \mathrm{A}$ |
| "L" level input current |  | $11 L^{* 4}$ | - | -1.0 | - | +1.0 |  |
| "H" level input current | OSCIn | ІІн | - | 0 | - | +100 | $\mu \mathrm{A}$ |
| "L" level input current |  | $11 L^{*}$ | - | -100 | - | 0 |  |
| "H" level output voltage | LD/fout | Vor | $\mathrm{V} \mathrm{CC}=3.0 \mathrm{~V}$, $\mathrm{I}_{\text {OH }}=-1 \mathrm{~mA}$ | Vcc-0.4 | - | - | V |
| "L" level output voltage |  | Vol | $\mathrm{V} \mathrm{cc}=3.0 \mathrm{~V}, \mathrm{loL}=1 \mathrm{~mA}$ | - | - | 0.4 |  |
| "H" level output voltage | Do1 Do2 | Vоон | $\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}, \mathrm{IDOH}=-0.5 \mathrm{~mA}$ | Vcc-0.4 | - | - | V |
| "L" level output voltage |  | Vool | $\mathrm{V} \mathrm{cc}=3.0 \mathrm{~V}, \mathrm{ldol}=0.5 \mathrm{~mA}$ | - | - | 0.4 |  |
| High impedance cutoff current | $\begin{aligned} & \mathrm{Do}_{1} \\ & \mathrm{Do} \end{aligned}$ | loff | $\begin{aligned} & \mathrm{Vcc}=3.0 \mathrm{~V}, \\ & \mathrm{VofF}=0.5 \mathrm{~V} \text { to } \mathrm{Vcc}-0.5 \mathrm{~V} \end{aligned}$ | - | - | 2.5 | nA |
| "H" level output current | LD/fout | $1 \mathrm{OH}^{* 4}$ | $\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$ | -1.0 | - | - | mA |
| "L" level output current |  | lot ${ }^{*}$ | $\mathrm{Vcc}=3.0 \mathrm{~V}$ | - | - | 1.0 |  |

(Continued)
(Continued)
$\left(\mathrm{Vcc}=2.4\right.$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter |  | Symbol | Condition |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Typ. | Max. |  |
| "H" level output current | Do1 Do2 |  | $1 \mathrm{IDOH}^{\text {4 }}$ | $\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$, | CS bit = "H" | - | -6.0 | - | mA |
|  |  | $\begin{aligned} & \mathrm{V} \text { дон }=\mathrm{V} \mathrm{Cc} / 2, \\ & \mathrm{Ta}=+25^{\circ} \mathrm{C} \end{aligned}$ |  | CS bit = "L" | - | -1.5 | - |  |  |
| "L" level output current |  | Idol | $\begin{aligned} & \mathrm{V} \mathrm{CC}=3.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DOL}}=\mathrm{V}_{\mathrm{CC}} / 2,2 \\ & \mathrm{Ta}=+25^{\circ} \mathrm{C} \end{aligned}$ | CS bit = "H" | - | 6.0 | - |  |  |
|  |  |  |  | CS bit = "L" | - | 1.5 | - |  |  |
| Charge pump current rate | IdoL/IDoh | Іоомт ${ }^{5}$ | $\mathrm{V} \mathrm{DO}=\mathrm{Vcc} / 2$ |  | - | 3 | - | \% |  |
|  | vs Voo | Idovd ${ }^{6}$ | $0.5 \mathrm{~V} \leq \mathrm{V}_{\text {do }} \leq \mathrm{V}_{\text {cc }}-0.5 \mathrm{~V}$ |  | - | 10 | - | \% |  |
|  | vs Ta | Idota ${ }^{\text {a }}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq+85^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{DO}}=\mathrm{V} \mathrm{Vc} / 2 \end{aligned}$ |  | - | 10 | - | \% |  |

*1: Conditions; fosc $=12 \mathrm{MHz}, \mathrm{Ta}=+25^{\circ} \mathrm{C}$, in locking state.
*2: $\quad \mathrm{V}_{\mathrm{cc} 1}=\mathrm{V}_{\mathrm{cc} 2}=3.0 \mathrm{~V}$, fosc $=12.8 \mathrm{MHz}, \mathrm{Ta}=+25^{\circ} \mathrm{C}$, in power saving mode.
*3: AC coupling. 1000 pF capacitor is connected under the condition of min. operating frequency.
*4: The symbol "-" (minus) means direction of current flow.
*5: $\quad \mathrm{Vcc}=3.0 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}\left(\left|I_{3}\right|-\left|\left.\right|_{4}\right|\right) /\left[\left(\left|\left.\right|_{3}\right|+\left|\left.\right|_{4}\right|\right) / 2\right] \times 100(\%)$
*6: $\quad \mathrm{Vcc}=3.0 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}\left[\left(| |_{2}\left|-\left|\left.\right|_{1}\right|\right) / 2\right] /\left[\left(\left|I_{1}\right|+\left|\left.\right|_{2}\right|\right) / 2\right] \times 100(\%)\right.$ (Applied to each Idol, Iooн)
${ }^{*} 7: \quad \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V},\left[\left|\|_{\mathrm{DO}\left(85^{\circ} \mathrm{C}\right)}-\mathrm{I}_{\mathrm{DO}\left(-40^{\circ} \mathrm{C}\right)}\right| / 2\right] /\left[\|_{\mathrm{DO}\left(85^{\circ} \mathrm{C}\right)}+{\mathrm{IDO}\left(-40^{\circ} \mathrm{C}\right)} / 2\right] \times 100(\%)$ (Applied to each $\left.I_{\mathrm{DOL}}, I_{\mathrm{DOH}}\right)$
*8: Prescaler divided ratio Charge pump current Vfin 1 (min)
fin $_{1} \quad 64 / 65 \quad 1.5 \mathrm{~mA}$ mode $\quad-10 \mathrm{dBm}$ 1.5 mA mode 6.0 mA mode $\quad-10 \mathrm{dBm}$ 1.5 mA mode $\quad-15 \mathrm{dBm}$ 6.0 mA mode $\quad-15 \mathrm{dBm}$

Charge pump current $\quad \mathrm{Vfin}_{2}(\mathrm{~min})$
1.5 mA mode $\quad-15 \mathrm{dBm}$ 6.0 mA mode $\quad-10 \mathrm{dBm}$ 1.5 mA mode $\quad-15 \mathrm{dBm}$ 6.0 mA mode $\quad-15 \mathrm{dBm}$

128/129
Prescaler divided ratio 64/65

128/129


## MB15F07SL

## FUNCTIONAL DESCRIPTION

The divide ratio can be calculated using the following equation:
$f v c o=\{(M \times N)+A\} \times$ fosc $\div R \quad(A<N)$
fvco: Output frequency of external voltage controlled oscillator (VCO)
M : Preset divide ratio of dual modulus prescaler (64 or 128 for PLL 1/PLL 2)
N : Preset divide ratio of binary 11-bit programmable counter (3 to 2,047)
A : Preset divide ratio of binary 7 -bit swallow counter ( $0 \leq A \leq 127$ )
fosc: Reference oscillation frequency
R : Preset divide ratio of binary 14-bit programmable reference counter (3 to 16,383)

## Serial Data Input

Serial data is entered using three pins, Data pin, Clock pin, and LE pin. Programmable dividers of PLL 1/PLL 2 sections, programmable reference dividers of PLL 1/PLL 2 sections are controlled individually.
Serial data of binary data is entered through Data pin.
On rising edge of Clock, one bit of serial data is transferred into the shift register. When the LE signal is taken high, the data stored in the shift register is transferred to one of latch of them depending upon the control bit data setting.

Table 1. Control Bit

| Control bit |  | Destination of serial data |
| :---: | :---: | :--- |
| CN1 | CN2 |  |
| L | L | The programmable reference counter for the PLL 1 |
| H | L | The programmable reference counter for the PLL 2 |
| L | H | The programmable counter and the swallow counter for the PLL 1 |
| H | H | The programmable counter and the swallow counter for the PLL 2 |

## Shift Register Configuration

| Programmable Reference Counter |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data Flow |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 |
| $C$ $N$ 1 | C $N$ 2 | T 1 | T | $R$ 1 | $\begin{aligned} & \mathrm{R} \\ & 2 \end{aligned}$ | $\begin{gathered} \mathrm{R} \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{R} \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & 5 \end{aligned}$ | $\begin{gathered} \mathrm{R} \\ 6 \end{gathered}$ | $\begin{aligned} & \mathrm{R} \\ & 7 \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & 8 \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & 9 \end{aligned}$ | $\begin{gathered} \mathrm{R} \\ 10 \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ 11 \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ 12 \end{gathered}$ | $\begin{gathered} R \\ 13 \end{gathered}$ | $\begin{gathered} R \\ 14 \end{gathered}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~S} \end{aligned}$ | X | X | X | X |
| CN1,2 : Control bit [Table 1] <br> R1 to R14 : Divide ratio setting bits for the programmable reference counter (3 to 16,383)[Table 2]  <br> T1,2 : Test purpose bit [Table 3] <br> CS : Charge pump currnet select bit [Table 9] <br> X : Dummy bits (Set "0" or "1")  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Programmable Counter |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 |
| $C$ $N$ 1 | C N 2 | L D S | S W $1 / 2$ | F C $1 / 2$ | A 1 | A 2 | A 3 | A 4 | $\begin{aligned} & \text { A } \\ & 5 \end{aligned}$ | $\begin{gathered} A \\ 6 \end{gathered}$ | A 7 | $\begin{gathered} N \\ 1 \end{gathered}$ | N 2 | N 3 | $N$ 4 | $\begin{gathered} N \\ 5 \end{gathered}$ | $\begin{gathered} N \\ 6 \end{gathered}$ | N 7 | N 8 | N 9 | N 10 | N 11 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 2. Binary 14-bit Programmable Reference Counter Data Setting

| Divide <br> ratio <br> (R) | $\mathbf{R}$ <br> $\mathbf{1 4}$ | $\mathbf{R}$ <br> $\mathbf{1 3}$ | $\mathbf{R}$ <br> $\mathbf{1 2}$ | $\mathbf{R}$ <br> $\mathbf{1 1}$ | $\mathbf{R}$ <br> $\mathbf{1 0}$ | $\mathbf{R}$ <br> $\mathbf{9}$ | $\mathbf{R}$ <br> $\mathbf{8}$ | $\mathbf{R}$ <br> $\mathbf{7}$ | $\mathbf{R}$ <br> $\mathbf{6}$ | $\mathbf{R}$ <br> $\mathbf{5}$ | $\mathbf{R}$ <br> $\mathbf{4}$ | $\mathbf{R}$ <br> $\mathbf{3}$ | $\mathbf{R}$ <br> $\mathbf{2}$ | $\mathbf{R}$ <br> $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| 16383 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Note: • Divide ratio less than 3 is prohibited.
Table 3. Test Purpose Bit Setting

| $\mathbf{T}$ | $\mathbf{T}$ | LD/fout pin state |
| :---: | :---: | :---: |
| $\mathbf{1}$ | $\mathbf{2}$ | Outputs fr 1. |
| L | L | Outputs $\mathrm{fr}_{2}$. |
| H | L | Outputs $\mathrm{fp}_{1}$. |
| L | H | Outputs $\mathrm{f}_{2}$. |
| H | H |  |

## MB15F07SL

Table 4. Binary 11-bit Programmable Counter Data Setting

| Divide <br> ratio <br> (N) | $\mathbf{N}$ <br> $\mathbf{1 1}$ | $\mathbf{N}$ <br> $\mathbf{1 0}$ | $\mathbf{N}$ <br> $\mathbf{9}$ | $\mathbf{N}$ <br> $\mathbf{8}$ | $\mathbf{N}$ <br> $\mathbf{7}$ | $\mathbf{N}$ <br> $\mathbf{6}$ | $\mathbf{N}$ <br> $\mathbf{5}$ | $\mathbf{N}$ <br> $\mathbf{4}$ | $\mathbf{N}$ <br> $\mathbf{3}$ | $\mathbf{N}$ <br> $\mathbf{2}$ | $\mathbf{N}$ <br> $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| 2047 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Note: • Divide ratio less than 3 is prohibited.
Table 5. Binary 7-bit Swallow Counter Data Setting

| Divide <br> ratio <br> $\mathbf{( N )}$ | $\mathbf{A}$ | $\mathbf{A}$ <br> $\mathbf{6}$ | $\mathbf{A}$ <br> $\mathbf{5}$ | $\mathbf{A}$ <br> $\mathbf{4}$ | $\mathbf{A}$ <br> $\mathbf{3}$ | $\mathbf{A}$ <br> $\mathbf{2}$ | $\mathbf{A}$ <br> $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| 127 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Note: • Divide ratio (A) range $=0$ to 127
Table 6. Prescaler Data Setting

|  |  | SW = "H" | SW = "L" |
| :--- | :---: | :---: | :---: |
| Prescaler <br> divide ratio | PLL 1 | $64 / 65$ | $128 / 129$ |
|  | PLL 2 | $64 / 65$ | $128 / 129$ |

Table 7. Phase Comparator Phase Switching Data Setting

|  | FC $_{1,2}=$ "H" | FC $_{1,2}=$ " $\mathrm{L} "$ |
| :---: | :---: | :---: |
|  | Do $_{1,2}$ |  |
| $\mathrm{fr}>\mathrm{fp}$ | H | L |
| $\mathrm{fr}=\mathrm{fp}$ | $Z$ | $Z$ |
| $\mathrm{fr}<\mathrm{fp}$ | L | H |
| VCO polarity | $(1)$ | $(2)$ |

Note: • Z = High-impedance


- Depending upon the VCO and LPF polarity, FC bit should be set.


## Table 8. LD/fout Output Select Data Setting

| LDS | LD/fout output signal |
| :---: | :--- |
| $H$ | fout (fr $\left.{ }_{1 / 2}, \mathrm{fp}_{1 / 2}\right)$ signals |
| L | LD signal |

Table 9. Charge Pump Current Setting

| CS | Current value |
| :---: | :---: |
| $H$ | $\pm 6.0 \mathrm{~mA}$ |
| L | $\pm 1.5 \mathrm{~mA}$ |

## Power Saving Mode (Intermittent Mode Control Circuit)

## Table 10. PS Pin Setting

| PS pin | Status |
| :---: | :--- |
| $H$ | Normal mode |
| L | Power saving mode |

The intermittent mode control circuit reduces the PLL power consumption.
By setting the PS pin low, the device enters into the power saving mode, reducing the current consumption. See the Electrical Characteristics chart for the specific value.
The phase detector output, Do, becomes high impedance.
For the dual PLL, the lock detector, LD, is as shown in the LD Output Logic table.
Setting the PS pin high, releases the power saving mode, and the device works normally.
The intermittent mode control circuit also ensures a smooth startup when the device returns to normal operation. When the PLL is returned to normal operation, the phase comparator output signal is unpredictable. This is because of the unknown relationship between the comparison frequency (fp) and the reference frequency (fr) which can cause a major change in the comparator output, resulting in a VCO frequency jump and an increase in lockup time.
To prevent a major VCO frequency jump, the intermittent mode control circuit limits the magnitude of the error signal from the phase detector when it returns to normal operation.

Note: - When power ( Vcc ) is first applied, the device must be in standby mode, $\mathrm{PS}=$ Low, for at least $1 \mu \mathrm{~s}$.

## MB15F07SL

Note: • PS pin must be set at "L" for Power-ON.

(1) $P S=L$ (power saving mode) at Power-ON
(2) Set serial data $1 \mu$ s later after power supply remains stable ( $\mathrm{V}_{\mathrm{cc}} \geq 2.2 \mathrm{~V}$ ).
(3) Release power saving mode (PS: $\mathrm{L} \rightarrow \mathrm{H}$ ) 100 ns later after setting serial data.

## SERIAL DATA INPUT TIMING



On rising edge of the clock, one bit of the data is transfered into the shift register.

| Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | 20 | - | - | ns |
| $\mathrm{t}_{2}$ | 20 | - | - | ns |
| $\mathrm{t}_{3}$ | 30 | - | - | ns |
| $\mathrm{t}_{4}$ | 30 | - | - | ns |


| Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{5}$ | 100 | - | - | ns |
| $\mathrm{t}_{6}$ | 20 | - | - | ns |
| $\mathrm{t}_{7}$ | 100 | - | - | ns |

Note: LE should be "L" when the data is transferred into the shift register.

## MB15F07SL

PHASE COMPARATOR OUTPUT WAVEFORM

Notes: - Phase error detection range $=-2 \pi$ to $+2 \pi$

- Pulses on Do ${ }_{1 / 2}$ signals are output to prevent dead zone.
- LD output becomes low when phase error is twu or more.
- LD output becomes high when phase error is twl or less and continues to be so for three cycles or more.
- twu and twl depend on OSCin input frequency as follows. $t w u \geq 2 / f o s c:$ i. e. twu $\geq 156.3 \mathrm{~ns}$ when foscin $=12.8 \mathrm{MHz}$ $t w u \leq 4 /$ fosc: $i$. e. $\mathrm{twL} \leq 312.5 \mathrm{~ns}$ when foscin $=12.8 \mathrm{MHz}$


## MEASURMENT CIRCUIT (for Measuring Input Sensitivity fin/OSCin)



## MB15F07SL

## TYPICAL CHARACTERISTICS

1. fin input sensitivity
fin $_{1}$ input sensitivity


2. $\mathrm{OSC}_{\mathrm{IN}}$ input sensitivity

OSCin


## MB15F07SL

3. Do output current (PLL1)
1.5 mA mode

6.0 mA mode


## 4. Do output current (PLL2)

1.5 mA mode

6.0 mA mode


Change pump output voltage Voo (V)

## MB15F07SL

## 5. fin input impedance


fin2 input impedance


## 6. $\mathrm{OSC}_{\mathrm{IN}}$ input impedance

## OSCIN input impedance



## MB15F07SL

REFERENCE INFORMATION


PLL Reference Leakage


PLL Phase Noise

(Continued)


## MB15F07SL

## APPLICATION EXAMPLE



Note: SSOP-16

## ■ USAGE PRECAUTIONS

(1) $V \mathrm{cc} 2$ must equal Vcc 1.

Even if either PLL 2 or PLL 1 is not used, power must be supplied to both $\mathrm{V}_{\mathrm{cc} 2}$ and $\mathrm{V}_{\mathrm{cc} 1}$ to keep them equal. It is recommended that the non-use PLL is controlled by power saving function.
(2) To protect against damage by electrostatic discharge, note the following handling precautions:
-Store and transport devices in conductive containers.
-Use properly grounded workstations, tools, and equipment.
-Turn off power before inserting or removing this device into or from a socket.
-Protect leads with conductive sheet, when transporting a board mounted device.

- ORDERING INFORMATION

| Part number | Package | Remarks |
| :---: | :---: | :---: |
| MB15F07SLPFV1 | 16-pin, plastic SSOP <br> (FPT-16P-M05) |  |
| MB15F07SLPV | 16-pad, plastic BCC <br> (LCC-16P-M03) |  |

## MB15F07SL

## PACKAGE DIMENSIONS


(Continued)
(Continued)
16-pad, Plastic BCC
*: These dimensions do not include resin protrusion.

© 1996 FUJITSU LIMITED C16014S-1C-1
Dimensions in mm (inches)

## MB15F07SL

## FUJITSU LIMITED

## For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: 81(44) 754-3763
Fax: 81(44) 754-3329
http://www.fujitsu.co.jp/

## North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179
Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179
http://www.fujitsumicro.com/

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
http://www.fujitsu-ede.com/

Asia Pacific<br>FUJITSU MICROELECTRONICS ASIA PTE LTD \#05-08, 151 Lorong Chuan<br>New Tech Park<br>Singapore 556741<br>Tel: (65) 281-0770<br>Fax: (65) 281-0220<br>http://www.fmap.com.sg/

F9811
© FUJITSU LIMITED Printed in Japan

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

