# ASSP

# Dual Serial Input PLL Frequency Synthesizer

# MB15F07SL

#### DESCRIPTION

The Fujitsu MB15F07SL is a serial input Phase Locked Loop (PLL) frequency synthesizer with two 1100 MHz prescalers. The two 1100 MHz prescalers have a dual modulus division ratio of 128/129 or 64/65 enabling pulse swallowing operation.

The supply voltage range is between 2.4 V and 3.6 V. The MB15F07SL uses the latest BiCMOS process. As a result, the supply current is typically 5 mA at 2.7 V. A refined charge pump supplies a well-balanced output current of 1.5 mA or 6 mA. The charge pump current is selectable by serial data.

MB15F07SL is ideally suited for wireless mobile communications, such as GSM and PDC.

#### ■ FEATURES

- High frequency operation: PLL 1, 2: 1100 MHz max
- Low power supply voltage: Vcc = 2.4 to 3.6 V


• Ultra Low power supply current: Icc = 5.0 mA typ. (Vcc = 2.7 V, Ta = +25°C, in PLL1, 2 locking state) Icc = 5.5 mA typ. (Vcc = 3.0 V, Ta = +25°C, in PLL1, 2 locking state)

• Direct power saving function: Power supply current in power saving mode


Typ. 0.1  $\mu$ Å (Vcc = Vp = 3.0 V, Ta = +25°C), Max. 10  $\mu$ A (Vcc = Vp = 3.0 V)

- Dual modulus prescaler: 1100 MHz prescaler (64/65, 128/129)
- Serial input 14-bit programmable reference divider: R = 3 to 16,383
- Serial input programmable divider consisting of:
   Binary 7-bit swallow counter: 0 to 127
- Binary 11-bit programmable counter: 3 to 2,047
- Software selectable charge pump current
- On-chip phase control for phase comparator
- Operating temperature: Ta = -40 to +85°C

#### PACKAGES




#### ■ PIN ASSIGNMENTS



#### ■ PIN DESCRIPTIONS

Pin	no.	Pin	1/0	Descriptions
SSOP	BCC	name	I/O	Descriptions
1	16	GND <sub>2</sub>	_	Ground for PLL 2 section.
2	1	OSCIN	Ι	The programmable reference divider input. TCXO should be connected with a AC coupling capacitor.
3	2	GND1	-	Ground for the PLL 1 section.
4	3	finı	Ι	Prescaler input pin for the PLL 1. Connection to an external VCO should be via AC coupling.
5	4	Vcc1	-	Power supply voltage input pin for the PLL 1 section.
6	5	LD/fout	0	Lock detect signal output (LD)/phase comparator monitoring output (fout). The output signal is selected by LDS bit in a serial data. LDS bit = "H" ; outputs fout signal LDS bit = "L" ; outputs LD signal
7	6	PS <sub>1</sub>	I	Power saving mode control for the PLL 1 section. This pin must be set at "L" during Power-ON. (Open is prohibited.) PS1 = "H"; Normal mode PS1 = "L"; Power saving mode
8	7	Do1	0	Charge pump output for the PLL 1 section. Phase characteristics of the phase detector can be selected via programming of the FC-bit.
9	8	Do <sub>2</sub>	0	Charge pump output for the PLL 2 section. Phase characteristics of the phase detector can be selected via programming of the FC-bit.
10	9	PS <sub>2</sub>	I	Power saving mode control for the PLL 2 section. This pin must be set at "L" during Power-ON. (Open is prohibited.) $PS_2 = "H"$ ; Normal mode $PS_2 = "L"$ ; Power saving mode
11	10	Xfin <sub>2</sub>	I	Prescaler complementary input for the PLL 2 section. This pin should be grounded via a capacitor.
12	11	Vcc2	_	Power supply voltage input pin for the PLL 2 section, the shift register and the oscillator input buffer. When power is OFF, latched data of PLL 2 is lost.
13	12	fin2	I	Prescaler input pin for the PLL 2. Connection to an external VCO should be via AC coupling.
14	13	LE	Ι	Load enable signal inpunt (with a schmitt trigger input buffer.) When the LE bit is set "H", data in the shift register is transferred to the corresponding latch according to the control bit in the serial data.
15	14	Data	I	Serial data input (with a schmitt trigger input buffer.) Data is transferred to the corresponding latch (PLL 1-ref counter, PLL 1- prog. counter, PLL 2-ref. counter, PLL 2-prog. counter) according to the control bit in the serial data.
16	15	Clock	Ι	Clock input for the 23-bit shift register (with a schmitt trigger input buffer.) One bit of data is shifted into the shift register on a rising edge of the clock.

#### BLOCK DIAGRAM



#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	ting	Unit	Remark
Falameter	Symbol	Min.	Max.		Reillark
Power supply voltage	Vcc	-0.5	+4.0	V	
Input voltage	VI	-0.5	Vcc +0.5	V	
Output voltage	Vo	GND	Vcc	V	
Storage temperature	Tstg	-55	+125	°C	

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Value		Unit	Remark
Faianietei	Symbol	Min.	Тур.	Max.	Unit	Rellark
Power supply voltage	Vcc	2.4	3.0	3.6	V	
Input voltage	Vı	GND	_	Vcc	V	
Operating temperature	Та	-40	_	+85	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

#### ■ ELECTRICAL CHARACTERISTICS

(Vcc = 2.4 V to 3.6 V, Ta = -40 to  $+85^{\circ}$ C)

Devemeter		Symbol	Condition		Value		11
Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit
Power supply current*1		Icc*1	PLL 1, PLL 2 total, fin <sub>1</sub> = fin <sub>2</sub> = 1100 MHz, Vcc <sub>1</sub> = Vcc <sub>2</sub> = $2.7 V$ (Vcc <sub>1</sub> = Vcc <sub>2</sub> = $3.0 V$ )	_	5.0 (5.5)	_	mA
Power saving current		IPS	$PS_1 = PS_2 = ``L''$	-	0.1* <sup>2</sup>	10	μA
	fin₁*³	fin₁	PLL 1	100	_	1100	MHz
Operating frequency	fin2 <sup>*3</sup>	fin <sub>2</sub>	PLL 2	100	_	1100	MHz
	OSCIN	fosc	-	3	_	40	MHz
	fin₁	Vfin₁	PLL 1, 50 Ω system	-15 <sup>*8</sup>	_	+2	dBm
Input sensitivity	fin <sub>2</sub>	Vfin <sub>2</sub>	PLL 2, 50 Ω system	-15 <sup>*8</sup>	_	+2	dBm
	OSCIN	Vosc	-	0.5		Vcc	Vp-p
"H" level input voltage	Data, Clock,	Vін	Schmitt trigger input	Vcc× 0.7 + 0.4	-	_	v
"L" level input voltage	LE	VIL	Schmitt trigger input	-	-	Vcc × 0.3 - 0.4	
"H" level input voltage	PS	Vih	_	Vcc  imes 0.7	_	-	V
"L" level input voltage	FO	Vil	_	_	-	$Vcc \times 0.3$	V
"H" level input current	Data,	IIH <sup>*4</sup>	_	-1.0	_	+1.0	
"L" level input current	Clock, LE, PS	<b>I</b> ⊪L <sup>*4</sup>	_	-1.0	_	+1.0	μA
"H" level input current	000	Ін	_	0	_	+100	
"L" level input current	OSCIN	I⊥.*4	_	-100	_	0	μA
"H" level output voltage	LD/fout	Vон	Vcc = 3.0 V, Iон = -1 mA	Vcc - 0.4	_	-	v
"L" level output voltage	LD/IOUL	Vol	Vcc = 3.0 V, lo∟ = 1 mA	-	-	0.4	
"H" level output voltage	Do <sub>1</sub>	Vdoh	Vcc = 3.0 V, Ірон = -0.5 mA	Vcc - 0.4	_	_	V
"L" level output voltage	Do <sub>2</sub>	Vdol	Vcc = 3.0 V, IDOL = 0.5 mA	-	_	0.4	V
High impedance cutoff current	Do1 Do2	IOFF	$V_{CC} = 3.0 \text{ V},$ $V_{OFF} = 0.5 \text{ V} \text{ to } V_{CC} - 0.5 \text{ V}$	-	-	2.5	nA
"H" level output current	LD/fout	Іон*4	Vcc = 3.0 V	-1.0	-	_	mA
"L" level output current		IoL <sup>*4</sup>	Vcc = 3.0 V	_	_	1.0	1

(Continued)

#### (Continued)

#### $(V_{CC} = 2.4 \text{ to } 3.6 \text{ V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C})$

Parameter		Symbol	Con	dition			Unit	
Falailletei		Symbol	Com		Min.	Тур.	Max.	Unit
		L *4	$V_{cc} = 3.0 V,$	CS bit = "H"	_	-6.0	_	
"H" level output current	Do1	DOH <sup>*4</sup>	V <sub>DOH</sub> = Vcc/2, Ta = +25°C	CS bit = "L"	_	-1.5	_	mA
(1) <sup>2</sup> 1 1 4	Do <sub>2</sub>		$V_{cc} = 3.0 V,$	CS bit = "H"	_	6.0	_	mA
"L" level output current			V <sub>DOL</sub> = V <sub>CC</sub> /2, Ta = +25°C	c/2,				
	Idol/Idoh	IDOMT <sup>*5</sup>	$V_{DO} = V_{CC}/2$	1	_	3	_	%
Charge pump	vs Vdo	DOVD*6	$0.5 \text{ V} \leq V_{DO} \leq$	Vcc – 0.5 V	_	10	_	%
current rate	vs Ta	Idota <sup>*7</sup>	$-40^{\circ}C \le Ta \le V_{DO} = V_{CC}/2$	+85°C,	_	10	_	%

\*1: Conditions; fosc = 12 MHz, Ta =  $+25^{\circ}$ C, in locking state.

\*2:  $V_{CC1} = V_{CC2} = 3.0 \text{ V}$ , fosc = 12.8 MHz, Ta = +25°C, in power saving mode.

\*3: AC coupling. 1000pF capacitor is connected under the condition of min. operating frequency.


\*4: The symbol "--" (minus) means direction of current flow.

\*5: Vcc = 3.0 V, Ta = +25°C ( $||_3| - ||_4|$ )/[( $||_3| + ||_4|$ )/2] × 100(%)

\*6: Vcc = 3.0 V, Ta = +25°C  $[(||_2| - ||_1|)/2]/[(||_1| + ||_2|)/2] \times 100(\%)$  (Applied to each IDOL, IDOH)

\*7:  $V_{CC} = 3.0 \text{ V}$ ,  $[|I_{DO(85^{\circ}C)} - I_{DO(-40^{\circ}C)}|/2]/[|I_{DO(85^{\circ}C)} + I_{DO(-40^{\circ}C)}|/2] \times 100(\%)$  (Applied to each IDOL, IDOH)

*8:		Prescaler divided ratio	Charge pump current	Vfin₁(min)
	fin₁	64/65	1.5 mA mode	–10 dBm
			6.0 mA mode	–10 dBm
		128/129	1.5 mA mode	–15 dBm
			6.0 mA mode	–15 dBm
		Prescaler divided ratio	Charge pump current	Vfin2(min)
	fin2	64/65	1.5 mA mode	–15 dBm
			6.0 mA mode	–10 dBm
		128/129	1.5 mA mode	–15 dBm
			6.0 mA mode	–15 dBm



#### ■ FUNCTIONAL DESCRIPTION

The divide ratio can be calculated using the following equation:

 $f_{VCO} = \{(M \times N) + A\} \times f_{OSC} \div R \quad (A < N)$ 

fvco: Output frequency of external voltage controlled oscillator (VCO)

- M : Preset divide ratio of dual modulus prescaler (64 or 128 for PLL 1/PLL 2)
- N : Preset divide ratio of binary 11-bit programmable counter (3 to 2,047)
- A : Preset divide ratio of binary 7-bit swallow counter ( $0 \le A \le 127$ )
- fosc : Reference oscillation frequency
- R : Preset divide ratio of binary 14-bit programmable reference counter (3 to 16,383)

#### **Serial Data Input**

Serial data is entered using three pins, Data pin, Clock pin, and LE pin. Programmable dividers of PLL 1/PLL 2 sections, programmable reference dividers of PLL 1/PLL 2 sections are controlled individually. Serial data of binary data is entered through Data pin.

On rising edge of Clock, one bit of serial data is transferred into the shift register. When the LE signal is taken high, the data stored in the shift register is transferred to one of latch of them depending upon the control bit data setting.

#### Table 1. Control Bit

Con	trol bit	Destination of serial data
CN1	CN2	Destination of serial data
L	L	The programmable reference counter for the PLL 1
Н	L	The programmable reference counter for the PLL 2
L	н	The programmable counter and the swallow counter for the PLL 1
Н	н	The programmable counter and the swallow counter for the PLL 2

#### **Shift Register Configuration**

	Pro	gran	nmak	ole R	efer	ence	Οοι	Inter	•													
LSB 										Da	ta Flo	)w —				•						MSB ↓
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
C N 1	C N 2	Т 1	Т 2	R 1	R 2	R 3	R 4	R 5	R 6	R 7	R 8	R 9	R 10	R 11	R 12	R 13	R 14	C S	x	x	x	x
	CN1 R1 to T1, 2 CS X <b>NOT</b>	o R1 2	4 :	Test Cha Dun	de ra purp rge p nmy	atio s bose bump bits (	bit curi Set '	rnet : '0" oi	s for t selec r "1")		rogra	imma	able i	efere	ence	cour	iter (:	3 to 1	16,38	33](83 [Ta	able 2 able 2 able 3 able 9	2] 3]

	Pro	gran	nmal	ole C	oun	ter																
LSB ↓										Dat	a Flov	N —	-									MSB ↓
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
C N 1	C N 2	L D S	<b>S</b> W 1/2	F C 1/2	A 1	A 2	A 3	A 4	A 5	A 6	A 7	N 1	N 2	N 3	N 4	N 5	N 6	N 7	N 8	N 9	N 10	N 11
	N A S F L	1 to W <sub>1/2</sub> C <sub>1/2</sub> DS	N11: A7 :	Divi Divi Divi (PLI Pha LD/1	de ra de ra de ra L 1 fo ise co fout s	atio s atio s atio s or the ontro signa	etting etting etting	g bits g bit '1, PL for th ect b	for th for th L 2 fo e pha	he sv e pre or the	vallo escal e SW		unter	(0 to	127	)	,		ד] ד] ד]	able able able able able able	4] 5] 6] 7]	

#### Table 2. Binary 14-bit Programmable Reference Counter Data Setting

Divide ratio (R)	R 14	R 13	R 12	R 11	R 10	R 9	R 8	R 7	R 6	R 5	R 4	R 3	R 2	R 1
3	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•		•		•	•				•	•	•			
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 3 is prohibited.

#### Table 3. Test Purpose Bit Setting

Т 1	T 2	LD/fout pin state
L	L	Outputs fr <sub>1</sub> .
Н	L	Outputs fr <sub>2</sub> .
L	Н	Outputs fp1.
Н	Н	Outputs fp <sub>2</sub> .

Divide ratio (N)	N 11	N 10	N 9	N 8	N 7	N 6	N 5	N 4	N 3	N 2	N 1
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	
2047	1	1	1	1	1	1	1	1	1	1	1

#### Table 4. Binary 11-bit Programmable Counter Data Setting

Note: • Divide ratio less than 3 is prohibited.

#### Table 5. Binary 7-bit Swallow Counter Data Setting

Divide ratio (N)	A 7	A 6	A 5	A 4	A 3	A 2	A 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1


Note: • Divide ratio (A) range = 0 to 127

#### Table 6. Prescaler Data Setting

		SW = "H"	SW = "L"
Prescaler	PLL 1	64/65	128/129
divide ratio	PLL 2	64/65	128/129

#### Table 7. Phase Comparator Phase Switching Data Setting

	FC <sub>1,2</sub> = "H"	FC <sub>1,2</sub> = "L"	
	D01, 2		
fr > fp	Н	L	
fr = fp	Z	Z	
fr < fp	L	Н	
VCO polarity	(1)	(2)	



Note: • Z = High-impedance

• Depending upon the VCO and LPF polarity, FC bit should be set.

#### Table 8. LD/fout Output Select Data Setting

LDS	LD/fout output signal		
Н	fout (fr1/2, fp1/2) signals		
L	LD signal		

#### Table 9. Charge Pump Current Setting

CS	Current value	
Н	±6.0 mA	
L	±1.5 mA	

#### Power Saving Mode (Intermittent Mode Control Circuit)

#### Table 10. PS Pin Setting

PS pin	Status		
Н	Normal mode		
L	Power saving mode		

The intermittent mode control circuit reduces the PLL power consumption.

By setting the PS pin low, the device enters into the power saving mode, reducing the current consumption. See the Electrical Characteristics chart for the specific value.

The phase detector output, Do, becomes high impedance.


For the dual PLL, the lock detector, LD, is as shown in the LD Output Logic table.


Setting the PS pin high, releases the power saving mode, and the device works normally.

The intermittent mode control circuit also ensures a smooth startup when the device returns to normal operation. When the PLL is returned to normal operation, the phase comparator output signal is unpredictable. This is because of the unknown relationship between the comparison frequency (fp) and the reference frequency (fr) which can cause a major change in the comparator output, resulting in a VCO frequency jump and an increase in lockup time.


To prevent a major VCO frequency jump, the intermittent mode control circuit limits the magnitude of the error signal from the phase detector when it returns to normal operation.

Note: • When power (Vcc) is first applied, the device must be in standby mode, PS = Low, for at least 1 µs.





#### ■ SERIAL DATA INPUT TIMING




On rising edge of the clock, one bit of the data is transfered into the shift register.

Parameter	Min.	Тур.	Max.	Unit
t1	20	-	-	ns
t2	20	_	_	ns
t3	30	_	_	ns
t4	30	_	_	ns

Parameter	Min.	Тур.	Max.	Unit
t5	100	_	-	ns
t6	20	_	-	ns
t7	100	_	_	ns


Note: LE should be "L" when the data is transferred into the shift register.



#### ■ PHASE COMPARATOR OUTPUT WAVEFORM

Notes: • Phase error detection range =  $-2\pi$  to  $+2\pi$ 


- Pulses on Do<sub>1/2</sub> signals are output to prevent dead zone.
- LD output becomes low when phase error is two or more.
- LD output becomes high when phase error is twL or less and continues to be so for three cycles or more.
- $t_{WU}$  and  $t_{WL}$  depend on OSC  $_{\mbox{\scriptsize IN}}$  input frequency as follows.
- $\begin{array}{l} t_{WU} \geq 2 \mbox{/fosc: i. e. } t_{WU} \geq 156.3 \mbox{ ns when foscin} = 12.8 \mbox{ MHz} \\ t_{WU} \leq 4 \mbox{/fosc: i. e. } t_{WL} \leq 312.5 \mbox{ ns when foscin} = 12.8 \mbox{ MHz} \end{array}$



#### ■ MEASURMENT CIRCUIT (for Measuring Input Sensitivity fin/OSCin)


#### ■ TYPICAL CHARACTERISTICS

#### 1. fin input sensitivity




16


#### 2. OSCIN input sensitivity




#### 3. Do output current (PLL1)




#### 4. Do output current (PLL2)




#### 5. fin input impedance




#### 6. OSCIN input impedance




#### ■ REFERENCE INFORMATION






#### (Continued)



#### ■ APPLICATION EXAMPLE




#### USAGE PRECAUTIONS

- Vcc2 must equal Vcc1.
   Even if either PLL 2 or PLL 1 is not used, power must be supplied to both Vcc2 and Vcc1 to keep them equal. It is recommended that the non-use PLL is controlled by power saving function.
- (2) To protect against damage by electrostatic discharge, note the following handling precautions:
   Store and transport devices in conductive containers.
   Use properly grounded workstations, tools, and equipment.
   Turn off power before inserting or removing this device into or from a socket.
   Protect leads with conductive shoet, when transporting a heard mounted device.
  - -Protect leads with conductive sheet, when transporting a board mounted device.


#### ■ ORDERING INFORMATION

Part number	Package	Remarks
MB15F07SLPFV1	16-pin, plastic SSOP (FPT-16P-M05)	
MB15F07SLPV	16-pad, plastic BCC (LCC-16P-M03)	

#### ■ PACKAGE DIMENSIONS



(Continued)



## FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9811 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

