Stacked MCP (Multi-Chip Package) FLASH MEMORY & FCRAM cmos

64 M ( $\times$  16) FLASH MEMORY & 64 M ( $\times$  16) Mobile FCRAM<sup>TM</sup>

# MB84VD23581FJ-70

#### **■ FEATURES**

- Power Supply Voltage of 2.7 V to 3.1 V
- High Performance
   70 ns maximum access time (Flash)
   70 ns maximum access time (FCRAM)
- Operating Temperature -30 °C to +85 °C
- Package 65-ball FBGA


(Continued)

#### **■ PRODUCT LINE-UP**

	Flash Memory	FCRAM
Power Supply Voltage ( V )	Vccf* = 2.7 V to 3.1 V	Vccr* = 2.7 V to 3.1 V
Max. Address Access Time (ns)	70	70
Max. CE Access Time (ns)	70	70
Max. OE Access Time (ns)	30	40

<sup>\*:</sup> Both Vccf and Vccr must be the same level when either part is being accessed.

#### **■ PACKAGE**



#### (Continued)

#### • FLASH MEMORY

- 0.17 μm Process Technology
- Simultaneous Read/Write Operations (Dual Bank)
- FlexBank™

Bank A: 8 Mbit  $(8 \text{ KB} \times 8 \text{ and } 64 \text{ KB} \times 15)$ 

Bank B : 24 Mbit (64 KB  $\times$  48) Bank C : 24 Mbit (64 KB  $\times$  48)

Bank D: 8 Mbit  $(8 \text{ KB} \times 8 \text{ and } 64 \text{ KB} \times 15)$ 

Two virtual Banks are chosen from the combination of four physical banks (Refer to Table 2, 3)

Host system can program or erase in one bank, and then read immediately and simultaneously from the other bank with zero latency between read and write operations.

Read-while-erase

Read-while-program

#### • Single 3.0 V Read, Program, and Erase

Minimized system level power requirements

- Minimum 100,000 Program/Erase Cycles
- Sector Erase Architecture

Sixteen 4 Kword and one hundred twenty-six 32 Kword sectors in word.

Any combination of sectors can be concurrently erased. It also supports full chip erase.

• Hidden ROM (Hi-ROM) Region

256 byte of Hi-ROM, accessible through a new "Hi-ROM Enable" command sequence

Factory serialized and protected to provide a secure electronic serial number (ESN)

• WP/ACC Input Pin

At  $V_{IL}$ , allows protection of "outermost"  $2 \times 8$  Kbytes on both ends of boot sectors, regardless of sector protection/unprotection status

At VIH, allows removal of boot sector protection

At Vacc, increases program performance

Embedded Erase<sup>™</sup> Algorithms

Automatically preprograms and erases the chip or any sector

Embedded Program<sup>™</sup> Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit Feature for Detection of Program or Erase Cycle Completion
- Ready/Busy Output (RY/BY)

Hardware method for detection of program or erase cycle completion

Automatic Sleep Mode

When addresses remain stable, the device automatically switches itself to low power mode.

- Low Vccf Write Inhibit ≤ 2.5 V
- Program Suspend/Resume

Suspends the program operation to allow a read in another byte

• Erase Suspend/Resume

Suspends the erase operation to allow a read data and/or program in another sector within the same device

• Please Refer to "MBM29DL64DF" Datasheet in Detailed Function

#### (Continued)

#### • FCRAM

• Power Dissipation


Operating : 25 mA max. Standby : 200 µA max.

• Power Down Mode

 $\begin{array}{lll} \text{Sleep} & : 10 \; \mu\text{A max}. \\ \text{NAP} & : 65 \; \mu\text{A max}. \\ \text{16M Partial} & : 85 \; \mu\text{A max}. \end{array}$ 

- Power Down Control by CE2r
- Byte Write Control: LB(DQ7-DQ0), UB(DQ15-DQ8)
- 8 words Address Access Capability
- \*: Embedded Erase<sup>TM</sup> and Embedded Program<sup>TM</sup> are trademarks of Advanced Micro Devices, Inc.
- \*: FlexBank™ is a trademark of Fujitsu Limited, Japan.
- \*: FCRAM™ is a trademark of Fujitsu Limited, Japan.


#### **■ PIN ASSIGNMENT**



### **■ PIN DESCRIPTION**

Pin Name	Function	Input/Output
A <sub>21</sub> to A <sub>0</sub>	Address Inputs (Common)	I
DQ <sub>15</sub> to DQ <sub>0</sub>	Data Inputs/Outputs (Common)	I/O
<u>CE</u> f	Chip Enable (Flash)	I
CE1r	Chip Enable (FCRAM)	I
CE2r	Chip Enable (FCRAM)	I
ŌĒ	Output Enable (Common)	I
WE	Write Enable (Common)	I
RY/BY	Ready/Busy Outputs (Flash) Open Drain Output	0
UB	Upper Byte Control (FCRAM)	I
LB	Lower Byte Control (FCRAM)	1
RESET	Hardware Reset Pin/Sector Protection Unlock (Flash)	1
WP/ACC	Write Protect/Acceleration (Flash)	I
PE	Partial Enable (FCRAM)	1
N.C.	No Internal Connection	_
Vss	Device Ground (Common)	Power
Vccf	Device Power Supply (Flash)	Power
Vccr	Device Power Supply (FCRAM)	Power

## **■ BLOCK DIAGRAM**



#### **■ DEVICE BUS OPERATIONS**

Operation (1), (2)	CEf	CE1r	CE2r	ŌΕ	WE	LB	ŪB	PE	A <sub>21</sub> to A <sub>0</sub>	DQ7 to DQ0	DQ <sub>15</sub> to DQ <sub>8</sub>	RESET	WP/ACC (12)
Full Standby	Н	Н	Н	Х	Х	Х	Χ	Н	X	HIGH-Z	HIGH-Z	Н	X
Output Dioable (2)	Н	L	Н	Н	Н	Х	Х	Н	X (10)	HIGH-Z	HIGH-Z	Н	Х
Output Disable (3)	L	Н	Н	Н	Н	Х	Х	Н	Х	HIGH-Z	HIGH-Z	Н	Х
Read from Flash (4)	L	Н	Н	L	Н	Х	Х	Н	Vaild	<b>D</b> оит	<b>D</b> оит	Н	Х
Write to Flash	L	Н	Н	Н	L	Х	Х	Н	Vaild	Din	Din	Н	Х
Read from FCRAM (5)	Н	L	Н	L	Н	L(9)	L(9)	Н	Vaild	<b>D</b> оит	<b>D</b> оит	Н	Х
						L	L			Din	Din		
Write to FCRAM	Н	L	Н	Н	L	Н	L	Н	Vaild	HIGH-Z	Din	Н	X
						L	Н			Din	HIGH-Z		
Temporary Sector Group Unprotection(6)	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	VID	Х
Flash Hardware Reset	Х	Н	Н	Χ	Х	Х	Х	Х	Х	HIGH-Z	HIGH-Z	L	Х
Boot Block Sector Write Protection	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	L
FCRAM Power Down Program(7)	Н	Н	Н	Х	Х	Х	Х	L	Vaild	HIGH-Z	HIGH-Z	Н	Х
FCRAM No Read	Н	L	Н	L	Н	Н	Н	Н	Vaild	HIGH-Z	HIGH-Z	Н	Х
FCRAM Power Down (8)	Х	Х	L	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х

**Legend:**  $L = V_{IL}$ ,  $H = V_{IH}$ ,  $X = V_{IL}$  or  $V_{IH}$ . See DC Characteristics for voltage levels.


Notes:

- 1. Other operations except for indicated this column are prohibited.
- 2. Do not apply  $\overline{CEf} = V_{IL}$ ,  $\overline{CE1r} = V_{IL}$  and  $CE2r = V_{IH}$  all at once.
- 3. FCRAM Output Disable condition should not be kept longer than 1µs.
- 4.  $\overline{WE}$  can be  $V_{IL}$  if  $\overline{OE}$  is  $V_{IL}$ ,  $\overline{OE}$  at  $V_{IH}$  initiates the write operations.
- 5. FCRAM LB, UB control at Read operation is not supported.
- 6. It is also used for the extended sector group protections.
- 7. The FCRAM Power Down Program can be performed one time after compliance of Power-UP timings and it should not be re-programmed after regular Read or Write.
- 8. FCRAM Power Down mode can be entered from Standby state and all DQ pins are in High-Z state.

  IPDT current and data retention depends on the selection of Power Down Program.
- 9. Either or both  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  must be Low for FCRAM Read Operation.
- 10. Can be either V<sub>IL</sub> or V<sub>IH</sub> but must be valid before Read or Write.
- 11. See "FCRAM Power Down Program Key Table "in next page.
- 12. Protect "outer most "2x8K bytes (4 words) on both ends of the boot block sectors.

### **■ DEVICE BUS OPERATIONS (Continued)**

### **FCRAM Power Down Program Key Table**



#### **Available Key Table**

MODE	A16	A17	A19	A19 A20 A21		Data Retention	
WIODE	Mode	Select		Area Select	Area		
NAP	L	L	Х	Х	Х	None	
16M Partial	Н	L	L	L	L	Bottom 16M only	
Town Fartial	Н	L	Н	Н	Н	Top 16M only	
SLEEP	Н	Н	Х	Х	Х	None	

- Notes \*1: The Power Down Program can be performed one time after compliance of Power-up timings and it should not be re-programmed after regular Read or Write.

  Unspecified addresses, A0 to A15 and A18, can be either High or Low during the programming. The RESERVED key should not be used.
  - \*2: BOTTOM area is from the lowest address location. (i.e., A[21:0] = L)
  - \*3: TOP area is from the highest address location. (i.e., A[21:0] = H)
  - \*4: NAP and SLEEP do not retain the data and Area Select is ignored.
  - \*5: Default state. Power Down Program to this SLEEP mode can be omitted.

#### **■ FLEXIBLE SECTOR-ERASE ARCHITECTURE on FLASH MEMORY**

- Sixteen 4K words, and one hundred twenty-six 32 K words.
- Individual-sector, multiple-sector, or bulk-erase capability.




Table 1 FlexBank™ Architecture

Bank		Bank 1	Bank 2					
Splits	Volume	Combination	Volume	Combination				
1	8 Mbit	Bank A	56 Mbit	Remainder (Bank B, C, D)				
2	24 Mbit	Bank B	40 Mbit	Remainder (Bank A, C, D)				
3	24 Mbit	Bank C	40 Mbit	Remainder (Bank A, B, D)				
4	8 Mbit	Bank D	56 Mbit	Remainder (Bank A, B, C)				

Table 2 Example of Virtual Banks Combination

Bank		Bai	nk 1		Ва	ank 2	
Splits	Volume	Combination	Sector Size	Volume	Combination	Sector Size	
					Bank B		
			8 × 8 Kbyte/4 Kword		+	$8 \times 8$ Kbyte/4 Kword	
1	8 Mbit	Bank A	+	56 Mbit	Bank C	+	
		l	15 × 64 Kbyte/32 Kword		+	111 × 64 Kbyte/32 Kword	
					Bank D		
		Bank A	16 × 8 Kbyte/4 Kword		Bank B		
2	16 Mbit	+	+	48 Mbit	+	96 × 64 Kbyte/32 Kword	
		Bank D	30 × 64 Kbyte/32 Kword		Bank C		
					Bank A		
					+	16 × 8 Kbyte/4 Kword	
3	24 Mbit	Bank B	48 × 64 Kbyte/32 Kword	40 Mbit	Bank C	+	
					+	78 × 64 Kbyte/32 Kword	
					Bank D		
		Bank A	8 × 8 Kbyte/4 Kword		Bank C	8 × 8 Kbyte/4 Kword	
4	32 Mbit	+	+	32 Mbit	+	+	
		Bank B	63 × 64 Kbyte/32 Kword		Bank D	$63 \times 64$ Kbyte/32 Kword	

Note: When multiple sector erase over several banks is operated, the system cannot read out of the bank to which a sector being erased belongs. For example, suppose that erasing is taking place at both Bank A and Bank B, neither Bank A nor Bank B is read out (they would output the sequence flag once they were selected.)

Meanwhile the system would get to read from either Bank C or Bank D.

**Table 3 Simultaneous Operation** 

Case	Bank 1 Status	Bank 2 Status
1	Read mode	Read mode
2	Read mode	Autoselect mode
3	Read mode	Program mode
4	Read mode	Erase mode *
5	Autoselect mode	Read mode
6	Program mode	Read mode
7	Erase mode *	Read mode

<sup>\*:</sup> By writing erase suspend command on the bank address of sector being erased, the erase operation gets suspended so that it enables reading from or programming the remaining sectors.

Note: Bank 1 and Bank 2 are divided for the sake of convenience at Simultaneous Operation. Actually, the Bank consists of 4 banks, Bank A, Bank B, BankC and Bank D. Bank Address (BA) meant to specify each of the Banks.

**Table 4 Sector Address Tables** 

					S	ector /	Addres	SS				Address Range
Bank	Sector	Ban	k Add	ress								Ward Mada
		<b>A</b> 21	A <sub>20</sub>	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Word Mode
	SA0	0	0	0	0	0	0	0	0	0	0	000000h to 000FFFh
	SA1	0	0	0	0	0	0	0	0	0	1	001000h to 001FFFh
	SA2	0	0	0	0	0	0	0	0	1	0	002000h to 002FFFh
	SA3	0	0	0	0	0	0	0	0	1	1	003000h to 003FFFh
	SA4	0	0	0	0	0	0	0	1	0	0	004000h to 004FFFh
	SA5	0	0	0	0	0	0	0	1	0	1	005000h to 005FFFh
	SA6	0	0	0	0	0	0	0	1	1	0	006000h to 006FFFh
	SA7	0	0	0	0	0	0	0	1	1	1	007000h to 007FFFh
	SA8	0	0	0	0	0	0	1	Х	Х	Х	008000h to 00FFFFh
	SA9	0	0	0	0	0	1	0	Х	Х	Х	010000h to 017FFFh
	SA10	0	0	0	0	0	1	1	Х	Х	Х	018000h to 01FFFFh
Bank A	SA11	0	0	0	0	1	0	0	Х	Х	Х	020000h to 027FFFh
	SA12	0	0	0	0	1	0	1	Х	Х	Х	028000h to 02FFFFh
	SA13	0	0	0	0	1	1	0	X	Х	Х	030000h to 037FFFh
	SA14	0	0	0	0	1	1	1	Х	Х	Х	038000h to 03FFFFh
	SA15	0	0	0	1	0	0	0	Х	Х	Х	040000h to 047FFFh
	SA16	0	0	0	1	0	0	1	Х	Х	X	048000h to 04FFFFh
	SA17	0	0	0	1	0	1	0	Х	Х	Х	050000h to 057FFFh
	SA18	0	0	0	1	0	1	1	Х	Х	Х	058000h to 05FFFFh
	SA19	0	0	0	1	1	0	0	Х	Х	Х	060000h to 067FFFh
	SA20	0	0	0	1	1	0	1	Х	Х	Х	068000h to 06FFFFh
	SA21	0	0	0	1	1	1	0	Х	Х	X	070000h to 077FFFh
	SA22	0	0	0	1	1	1	1	Х	Х	Х	078000h to 07FFFFh

(Continued)

				Addres	SS			Address Range				
Bank	Sector	Ban	k Add	ress								
		<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Word Mode
	SA23	0	0	1	0	0	0	0	Х	Х	Х	080000h to 087FFFh
	SA24	0	0	1	0	0	0	1	Χ	Χ	Х	088000h to 08FFFFh
	SA25	0	0	1	0	0	1	0	Х	Χ	Х	090000h to 097FFFh
	SA26	0	0	1	0	0	1	1	Χ	X	Х	098000h to 09FFFFh
	SA27	0	0	1	0	1	0	0	Χ	Χ	Х	0A0000h to 0A7FFFh
	SA28	0	0	1	0	1	0	1	Χ	Χ	Х	0A8000h to 0AFFFFh
	SA29	0	0	1	0	1	1	0	Χ	Χ	Х	0B0000h to 0B7FFFh
	SA30	0	0	1	0	1	1	1	Χ	Χ	Х	0B8000h to 0BFFFFh
	SA31	0	0	1	1	0	0	0	Χ	Χ	Х	0C0000h to 0C7FFFh
	SA32	0	0	1	1	0	0	1	Χ	Χ	Х	0C8000h to 0CFFFFh
	SA33	0	0	1	1	0	1	0	Х	Х	Х	0D0000h to 0D7FFFh
	SA34	0	0	1	1	0	1	1	Х	Х	Х	0D8000h to 0DFFFFh
	SA35	0	0	1	1	1	0	0	Х	Х	Х	0E0000h to 0E7FFFh
	SA36	0	0	1	1	1	0	1	Х	Х	Х	0E8000h to 0EFFFFh
	SA37	0	0	1	1	1	1	0	Х	Х	Х	0F0000h to 0F7FFFh
	SA38	0	0	1	1	1	1	1	Х	Х	Х	0F8000h to 0FFFFFh
	SA39	0	1	0	0	0	0	0	Х	Х	Х	100000h to 107FFFh
	SA40	0	1	0	0	0	0	1	Х	Х	Х	108000h to 10FFFFh
	SA41	0	1	0	0	0	1	0	Х	Х	Х	110000h to 117FFFh
	SA42	0	1	0	0	0	1	1	Х	Х	Х	118000h to 11FFFFh
	SA43	0	1	0	0	1	0	0	Х	Х	Х	120000h to 127FFFh
	SA44	0	1	0	0	1	0	1	Х	Х	Х	128000h to 12FFFFh
	SA45	0	1	0	0	1	1	0	Х	Х	Х	130000h to 137FFFh
DI D	SA46	0	1	0	0	1	1	1	Х	Х	Х	138000h to 13FFFFh
Bank B	SA47	0	1	0	1	0	0	0	Х	Х	Х	140000h to 147FFFh
	SA48	0	1	0	1	0	0	1	Х	Х	Х	148000h to 14FFFFh
	SA49	0	1	0	1	0	1	0	Х	Х	Х	150000h to 157FFFh
	SA50	0	1	0	1	0	1	1	Х	Х	Х	158000h to 15FFFFh
	SA51	0	1	0	1	1	0	0	Х	Х	Х	160000h to 167FFFh
	SA52	0	1	0	1	1	0	1	Х	Х	Х	168000h to 16FFFFh
	SA53	0	1	0	1	1	1	0	Х	Х	Х	170000h to 177FFFh
	SA54	0	1	0	1	1	1	1	Х	Х	Х	178000h to 17FFFFh
	SA55	0	1	1	0	0	0	0	Х	Х	Х	180000h to 187FFFh
	SA56	0	1	1	0	0	0	1	Х	Х	Х	188000h to 18FFFFh
	SA57	0	1	1	0	0	1	0	X	X	X	190000h to 197FFFh
	SA58	0	1	1	0	0	1	1	X	X	X	198000h to 19FFFFh
	SA59	0	1	1	0	1	0	0	X	Х	X	1A0000h to 1A7FFFh
	SA60	0	1	1	0	1	0	1	X	X	X	1A8000h to 1AFFFFh
	SA61	0	1	1	0	1	1	0	X	X	X	1B0000h to 1B7FFFh
	SA62	0	1	1	0	1	1	1	X	X	X	1B8000h to 1BFFFFh
	SA63	0	1	1	1	0	0	0	X	X	X	1C0000h to 1C7FFFh
	SA64	0	1	1	1	0	0	1	X	X	X	1C8000h to 1CFFFFh
	SA65	0	1	1	1	0	1	0	X	X	X	1D0000h to 1D7FFFh
	SA66	0	1	1	1	0	1	1	X	X	X	1D8000h to 1DFFFFh
	SA67	0	1	1	1	1	0	0	X	X	X	1E0000h to 1E7FFFh
	SA68	0	1	1	1	1	0	1	X	X	X	1E8000h to 1EFFFFh
	SA69	0	1	1	1	1	1	0	X	X	X	1F0000h to 1F7FFFh
	SA70	0	1	1	1	1	1	1	X	X	X	1F8000h to 1FFFFFh

(Continued)

					S	ector /	Addres	SS				Address Range
Bank	Sector	Ban	k Add	ress								
		<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Word Mode
	SA71	1	0	0	0	0	0	0	Х	Х	Х	200000h to 207FFFh
	SA72	1	0	0	0	0	0	1	Х	Х	Х	208000h to 20FFFFh
	SA73	1	0	0	0	0	1	0	Х	Х	Х	210000h to 217FFFh
	SA74	1	0	0	0	0	1	1	Х	Х	Х	218000h to 21FFFFh
	SA75	1	0	0	0	1	0	0	Х	Х	Х	220000h to 227FFFh
	SA76	1	0	0	0	1	0	1	Х	Х	Х	228000h to 22FFFFh
	SA77	1	0	0	0	1	1	0	Х	Х	Х	230000h to 237FFFh
	SA78	1	0	0	0	1	1	1	Х	Х	Х	238000h to 23FFFFh
	SA79	1	0	0	1	0	0	0	Х	Х	Х	240000h to 247FFFh
	SA80	1	0	0	1	0	0	1	Х	Х	Х	248000h to 24FFFFh
	SA81	1	0	0	1	0	1	0	Х	Х	Х	250000h to 257FFFh
	SA82	1	0	0	1	0	1	1	Х	Х	Х	258000h to 25FFFFh
	SA83	1	0	0	1	1	0	0	Х	Х	Х	260000h to 267FFFh
	SA84	1	0	0	1	1	0	1	Х	Х	Х	268000h to 26FFFFh
	SA85	1	0	0	1	1	1	0	Х	Х	Х	270000h to 277FFFh
	SA86	1	0	0	1	1	1	1	Х	Х	Х	278000h to 27FFFFh
	SA87	1	0	1	0	0	0	0	Х	Х	Х	280000h to 287FFFh
	SA88	1	0	1	0	0	0	1	Х	Х	Х	288000h to 28FFFFh
	SA89	1	0	1	0	0	1	0	Х	Х	Х	290000h to 297FFFh
	SA90	1	0	1	0	0	1	1	Х	Х	Х	298000h to 29FFFFh
	SA91	1	0	1	0	1	0	0	Х	Х	Х	2A0000h to 2A7FFFh
	SA92	1	0	1	0	1	0	1	Х	Х	Х	2A8000h to 2AFFFFh
	SA93	1	0	1	0	1	1	0	Х	Х	Х	2B0000h to 2B7FFFh
	SA94	1	0	1	0	1	1	1	Х	Х	Х	2B8000h to 2BFFFFh
Bank C	SA95	1	0	1	1	0	0	0	Х	Х	Х	2C0000h to 2C7FFFh
	SA96	1	0	1	1	0	0	1	X	X	X	2C8000h to 2CFFFFh
	SA97	1	0	1	1	0	1	0	Х	Х	Х	2D0000h to 2D7FFFh
	SA98	1	0	1	1	0	1	1	Х	Х	Х	2D8000h to 2DFFFFh
	SA99	1	0	1	1	1	0	0	X	X	X	2E0000h to 2E7FFFh
	SA100	1	0	1	1	1	0	1	X	X	X	2E8000h to 2EFFFFh
	SA101	1	0	1	1	1	1	0	X	X	X	2F0000h to 2F7FFFh
	SA102	1	0	1	1	1	1	1	X	X	X	2F8000h to 2FFFFFh
	SA103	1	1	0	0	0	0	0	X	X	X	300000h to 307FFFh
	SA104	1	1	0	0	0	0	1	X	X	X	308000h to 30FFFFh
	SA105	1	1	0	0	0	1	0	X	X	X	310000h to 317FFFh
	SA106	1	1	0	0	0	1	1	X	X	X	318000h to 31FFFFh
	SA107	1	1	0	0	1	0	0	X	X	X	320000h to 327FFFh
	SA108	1	1	0	0	1	0	1	X	X	X	328000h to 32FFFFh
	SA109	1	1	0	0	1	1	0	X	X	X	330000h to 337FFFh
	SA110	1	1	0	0	1	1	1	X	X	X	338000h to 33FFFFh
	SA110	1	1	0	1	0	0	0	X	X	X	340000h to 347FFFh
	SA112	1	1	0	1	0	0	1	X	X	X	348000h to 34FFFFh
	SA112	1	1	0	1	0	1	0	X	X	X	350000h to 357FFFh
	SA113 SA114	1	1	0	1	0	1	1	X	X	X	358000h to 35FFFFh
	SA114 SA115	1	1	0	1	1	0	0	X	X	X	360000h to 367FFFh
		1	1	0	1	1	0	1	X	X	X	368000h to 36FFFFh
	SA116											
_	SA117 SA118	1	1	0	1	1	1	0	X	X	X	370000h to 377FFFh 378000h to 37FFFFh

					S	ector /	Addres	SS				Address Range
Bank	Sector	Ban	k Add	ress								Word Mode
		<b>A</b> 21	A <sub>20</sub>	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Word Mode
	SA119	1	1	1	0	0	0	0	Х	Х	Х	380000h to 387FFFh
	SA120	1	1	1	0	0	0	1	Х	Х	Х	388000h to 38FFFFh
	SA121	1	1	1	0	0	1	0	Х	Х	Х	390000h to 397FFFh
	SA122	1	1	1	0	0	1	1	Х	Х	Х	398000h to 39FFFFh
	SA123	1	1	1	0	1	0	0	Х	Х	Х	3A0000h to 3A7FFFh
	SA124	1	1	1	0	1	0	1	Х	Х	Х	3A8000h to 3AFFFFh
	SA125	1	1	1	0	1	1	0	Х	Х	Х	3B0000h to 3B7FFFh
	SA126	1	1	1	0	1	1	1	Х	Х	Х	3B8000h to 3BFFFFh
	SA127	1	1	1	1	0	0	0	Х	Х	Х	3C0000h to 3C7FFFh
	SA128	1	1	1	1	0	0	1	Х	Х	Х	3C8000h to 3CFFFFh
	SA129	1	1	1	1	0	1	0	Х	Х	Х	3D0000h to 3D7FFFh
Bank D	SA130	1	1	1	1	0	1	1	Х	Х	Х	3D8000h to 3DFFFFh
	SA131	1	1	1	1	1	0	0	Х	Х	Х	3E0000h to 3E7FFFh
	SA132	1	1	1	1	1	0	1	Х	Х	Х	3E8000h to 3EFFFFh
	SA133	1	1	1	1	1	1	0	Х	Х	Х	3F0000h to 3F7FFFh
	SA134	1	1	1	1	1	1	1	0	0	0	3F8000h to 3F8FFFh
	SA135	1	1	1	1	1	1	1	0	0	1	3F9000h to 3F9FFFh
	SA136	1	1	1	1	1	1	1	0	1	0	3FA000h to 3FAFFFh
	SA137	1	1	1	1	1	1	1	0	1	1	3FB000h to 3FBFFFh
	SA138	1	1	1	1	1	1	1	1	0	0	3FC000h to 3FCFFFh
	SA139	1	1	1	1	1	1	1	1	0	1	3FD000h to 3FDFFFh
	SA140	1	1	1	1	1	1	1	1	1	0	3FE000h to 3FEFFFh
	SA141	1	1	1	1	1	1	1	1	1	1	3FF000h to 3FFFFFh

**Table 5 Sector Group Addresses** 

Sector Group	<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Sectors
SGA0	0	0	0	0	0	0	0	0	0	0	SA0
SGA1	0	0	0	0	0	0	0	0	0	1	SA1
SGA2	0	0	0	0	0	0	0	0	1	0	SA2
SGA3	0	0	0	0	0	0	0	0	1	1	SA3
SGA4	0	0	0	0	0	0	0	1	0	0	SA4
SGA5	0	0	0	0	0	0	0	1	0	1	SA5
SGA6	0	0	0	0	0	0	0	1	1	0	SA6
SGA7	0	0	0	0	0	0	0	1	1	1	SA7
						0	1				
SGA8	0	0	0	0	0	1	0	Х	Х	Х	SA8 to SA10
						1	1				
SGA9	0	0	0	0	1	Х	Х	Х	Х	Х	SA11 to SA14
SGA10	0	0	0	1	0	Х	Х	Х	Х	Х	SA15 to SA18
SGA11	0	0	0	1	1	Х	Х	Х	Х	Х	SA19 to SA22
SGA12	0	0	1	0	0	Х	Х	Х	Х	Х	SA23 to SA26
SGA13	0	0	1	0	1	Х	Х	Х	Х	Х	SA27 to SA30
SGA14	0	0	1	1	0	X	X	X	X	X	SA31 to SA34
SGA15	0	0	1	1	1	X	X	X	X	X	SA35 to SA38
SGA16	0	1	0	0	0	X	X	X	X	X	SA39 to SA42
SGA17	0	1	0	0	1	X	X	X	X	X	SA43 to SA46
SGA18	0	1	0	1	0	X	X	X	X	X	SA47 to SA50
SGA19	0	1	0	1	1	X	X	X	X	X	SA51 to SA54
SGA20	0	1	1	0	0	X	X	X	X	X	SA55 to SA58
SGA21	0	1	1	0	1	X	X	X	X	X	SA59 to SA62
SGA22	0	1	1	1	0	X	X	X	X	X	SA63 to SA66
SGA23	0	1	1	1	1	X	X	X	X	X	SA67 to SA70
SGA24	1	0	0	0	0	X	X	X	X	X	SA71 to SA74
SGA25	1	0	0	0	1	X	X	X	X	X	SA71 to SA74 SA75 to SA78
SGA26	1	0	0	1	0	X	X	X	X	X	SA79 to SA78
SGA27	1	0	0	1	1	X	X	X	X	X	SA83 to SA86
SGA28	1	0	1	0	0	X	X	X	X	X	SA87 to SA90
SGA29	1	0	1	0	1	X	X	X	X	X	SA91 to SA94
SGA30	1	0	1	1	0	X	X	X	X	X	SA91 to SA94 SA95 to SA98
SGA31	1	0	1	1	1	X	X	X	X	X	SA99 to SA102
SGA32	1	1	0	0	0	X	X	X	X	X	SA103 to SA102
SGA33	1	1	0	0	1	X	X	X	X	X	SA103 to SA100 SA107 to SA110
SGA34	1	1	0	1	0	X	X	X	X	X	SA107 to SA110 SA111 to SA114
SGA35	1	1	0	1	1	X	X	X	X	X	SA111 to SA114 SA115 to SA118
SGA36	1	1	1	0	0	X	X	X	X	X	SA119 to SA118
SGA37	1	1	1	0	1	X	X	X	X	X	SA119 to SA122 SA123 to SA126
SGA37	1	1	1	1	0	X	X	X	X	X	SA123 to SA126 SA127 to SA130
SGASO	- 1	ı	ı	ı	U	0	0	^	^	^	3A127 10 3A130
CC 420	4	4	4	4	1	0	1		V		SA131 to SA133
SGA39	1	1	1	1	1			Х	Х	X	SA131 to SA133
00440	4	4		4		1	0	0	0	0	04404
SGA40	1	1	1	1	1	1	1	0	0	0	SA134
SGA41	1	1	1	1	1	1	1	0	0	1	SA135
SGA42	1	1	1	1	1	1	1	0	1	0	SA136
SGA43	1	1	1	1	1	1	1	0	1	1	SA137
SGA44	1	1	1	1	1	1	1	1	0	0	SA138
SGA45	1	1	1	1	1	1	1	1	0	1	SA139
SGA46	1	1	1	1	1	1	1	1	1	0	SA140
SGA47	1	1	1	1	1	1	1	1	1	1	SA141

**Table 6 Flash Memory Autoselect Codes** 

Туре	A21 to A12	<b>A</b> 6	Аз	<b>A</b> 2	<b>A</b> 1	Ao	Code (HEX)
Manufacture's Code	BA	L	L	L	L	L	04h
Device Code	BA	L	L	L	L	Н	227Eh
Extended Device	BA	L	Н	Н	Н	L	2202h
Code *2	BA	L	Н	Н	Н	Н	2201h
Sector Group Protection	Sector Group Addresses	L	L	L	Н	L	01h*1

Legend: L = V<sub>IL</sub>, H = V<sub>IH</sub>. See DC Characteristics for voltage levels.

<sup>\*1 :</sup> Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.

<sup>\*2 :</sup> A read cycle at address (BA) 01h outputs device code. When 227Eh was output, this indicates that there will require two additional codes, called Extended Device Codes. Therefore the system may continue reading out these Extended Device Codes at the address of (BA) 0Eh, as well as at (BA) 0Fh.

**Table 7 Flash Memory Command Definitions** 

Command Sequence	Bus Write Cycles	First Bus Write Cycle		Second Bus Write Cycle			Third Bus Write Cycle		Bus Write cle	Fifth Write		Sixth Write	
	Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	1	XXXh	F0h	_	_	_	_	_	_		_	_	_
Read/Reset	3	555h	AAh	2AAh	55h	555h	F0h	RA	RD	_	_	_	_
Autoselect	3	555h	AAh	2AAh	55h	(BA) 555h	90h	_	_	_	_	_	_
Program	4	555h	AAh	2AAh	55h	555h	A0h	PA	PD	_	_	_	_
Program Suspend	1	ВА	B0h	_	_	_	_	_	_	_	_	_	_
Program Resume	1	ВА	30h	_	_	_	_	_	_			1	_
Chip Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h
Sector Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	SA	30h
Erase Suspend	1	ВА	B0h	_	_	_	_	_	_	_	_	_	_
Erase Resume	1	ВА	30h	_	_	_	_	_	_	_	_	_	_
Extended Sector Group Protection *2	4	XXXh	60h	SPA	60h	SPA	40h	SPA	SD	_	_	_	_
Set to Fast Mode	3	555h	AAh	2AAh	55h	555h	20h	_	_		_		_
Fast Program *1	2	XXXh	A0h	PA	PD	_	_	_	_	_		_	_
Reset from Fast Mode *1	2	ВА	90h	XXXh	F0h	_	_	_	_	-	_		_
Query	1	(BA) 55h	98h	_	_	_	_	_	_	_	_	_	_
Hi-ROM Entry	3	555h	AAh	2AAh	55h	555h	88h	_	_	_	_	_	_
Hi-ROM Program *3	4	555h	AAh	2AAh	55h	555h	A0h	(HRA) PA	PD	_	_	_	_
Hi-ROM Exit *3	4	555h	AAh	2AAh	55h	(HRBA)5 55h	90h	XXXh	00h	_	_	_	_

- \*1: This command is valid during Fast Mode.
- \*2: This command is valid while  $\overline{RESET} = V_{ID}$ .
- \*3: This command is valid during Hi-ROM mode.
- \*4: The data "00h" is also acceptable.
- Notes: 1. Address bits  $A_{21}$  to  $A_{11} = X =$  "H" or "L" for all address commands except or Program Address (PA), Sector Address (SA), and Bank Address (BA), and Sector Group Address (SPA).
  - 2. Bus operations are defined in DEVICE BUS OPERATION.
  - 3. RA =Address of the memory location to be read
    - PA = Address of the memory location to be programmed
      Addresses are latched on the falling edge of the write pulse.
    - SA = Address of the sector to be erased. The combination of  $A_{21}$ ,  $A_{20}$ ,  $A_{19}$ ,  $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$ , and  $A_{12}$  will uniquely select any sector.
    - BA = Bank Address (A21, A20, A19)
  - 4. RD = Data read from location RA during read operation.
    - PD = Data to be programmed at location PA. Data is latched on the falling edge of write pulse.
  - 5. SPA =Sector group address to be protected. Set sector group address and  $(A_6, A_3, A_2, A_1, A_0) = (0, 0, 0, 1, 0)$ .
    - SD = Sector group protection verify data. Output 01h at protected sector group addresses and output 00h at unprotected sector group addresses.
  - 6. HRA = Address of the Hi-ROM area: 000000h to 00007Fh
  - 7. HRBA = Bank Address of the Hi-ROM area  $(A_{21} = A_{20} = A_{19} = V_{IL})$
  - 8. The system should generate the following address patterns: 555h or 2AAh to addresses A<sub>10</sub> to A<sub>0</sub>
  - 9. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
  - 10. The command combinations not described in this table are illegal.

#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	ing	Unit
raiametei	Symbol	Min.	Max.	Onit
Storage Temperature	Tstg	<b>–</b> 55	+125	°C
Ambient Temperature with Power Applied	TA	-30	+85	°C
Voltage with Despect to Cround All pine *1	Vin	-0.3	Vccf + 0.3	V
Voltage with Respect to Ground All pins *1	Vоит	-0.3	Vccr + 0.3	V
Vccf Supply *1	Vccf	-0.2	+3.6	V
Vccr Supply *1	Vccr	-0.2	+3.6	V
RESET *2	Vin	-0.5	+13.0	V
WP/ACC *3	Vin	-0.5	+10.5	V

<sup>\*1:</sup> Minimum DC voltage on input or I/O pins is -0.3 V. During voltage transitions, input or I/O pins may undershoot Vss to -1.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is Vccf+0.3 V or Vccr+0.3 V. During voltage transitions, input or I/O pins may overshoot to Vccf+1.0 V or Vccr+1.0 V for periods of up to 5 ns.

- \*2: Minimum DC input voltage on RESET pin is -0.5 V. During voltage transitions, RESET pin may undershoot Vss to -2.0 V for periods of up to 20 ns.
  - Voltage difference between input and supply voltage (VIN-Vccf or Vccr) does not exceed 9.0 V. Maximum DC input voltage on RESET pin is +13.0 V which may overshoot to +14.0 V for periods of up to 20 ns.
- \*3: Minimum DC input voltage on WP/ACC pin is -0.5 V. During voltage transitions, WP/ACC pin may undershoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on WP/ACC pin is +10.5 V which may overshoot to +10.5 V for periods of up to 20 ns, when Vccf is applied.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Va	Unit		
Falametei	Symbol	Min.	Max.	J Oille	
Ambient Temperature	TA	-30	+85	°C	
Vccf Supply Voltages	Vccf	+2.7	+3.1	V	
Vccr Supply Voltages	Vccr	+2.7	+3.1	V	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

### **■ ELECTRICAL CHARACTERISTICS**

## 1. **DC Characteristics**(Note \*1,\*2,\*3)

Parameter Symbol	Parameter Description	Test Conditi	ions		Min.	Тур.	Max.	Unit
Iы	Input Leakage Current	VIN = Vss to Vccf, Vccr			-1.0	_	+1.0	μΑ
Іьо	Output Leakage Current	Vout = Vss to Vccf, Vccr			-1.0	_	+1.0	μΑ
Ішт	RESET Inputs Leakage Current	Vccf = Vccf Max., RESET = 12.5 V			_	_	35	μA
Icc1f	Flash Vcc Active Current (Read) *1	Œf = Vı∟, ŌĒ = Vıн		:5 MHz :1 MHz	_	_	18 4	mA mA
Icc2f	Flash Vcc Active Current (Program/Erase) *2	CEf = V <sub>I</sub> L, OE = V <sub>I</sub> H			_	_	35	mA
Іссзf	Flash Vcc Active Current (Read-While-Program) *5	$\overline{CE}f = V_{IL}, \overline{OE} = V_{IH}$			_	_	53	mA
Icc4f	Flash Vcc Active Current (Read-While-Erase) *5	$\overline{CEf} = V_{IL}, \overline{OE} = V_{IH}$			_	_	53	mA
Iccsf	Flash Vcc Active Current (Erase-Suspend-Program)	$\overline{CEf} = V_{IL}, \overline{OE} = V_{IH}$			_	_	40	mA
Iacc	WP/ACC Acceleration Program Current	Vccf = Vccf Max., WP/ACC = Vacc Max.			_	_	20	mA
		Vccr = Vccr Max.,			_	_	25	
lcc <sub>1</sub> r	FCRAM Vcc Active Current	CE1r = VIL, CE2r = VIH, VIN = VIH OR VIL, IOUT = 0mA	trc / two	c=1μs.	_	_	3	mA
I <sub>SB1</sub> f	Flash Vcc Standby Current	Vccf = Vccf Max., $\overline{CE}$ f = V RESET = Vccf ± 0.3 V, WP/ACC = Vccf± 0.3 V	/ccf ± 0.3	3 V	_	1	5	μΑ
Is <sub>B2</sub> f	Flash Vcc Standby Current (RESET)	Vccf = Vccf Max., RESET WP/ACC = Vccf± 0.3 V	= Vss ±	0.3 V,	_	1	5	μА
Isasf	Flash Vcc Current (Automatic Sleep Mode) (Note 6)	Vccf = Vccf Max., CEf = Vss ± 0.3 V RESET = Vccf ± 0.3 V, WP/ACC = Vccf± 0.3 V VIN = Vccf± 0.3 V or Vss ± 0.3 V			_	1	5	μА
I <sub>SB1</sub> r	FCRAM Vcc Standby Current	Vccr = Vccr Max., $\overline{CE1}$ r $\geq$ Vccr $-$ 0.2V, CE2r $\geq$ Vccr $-$ 0.2V, Vin $\leq$ 0.2 V or Vccr $-$ 0.2 V			_	_	200	μΑ
IPDST		<u>Vccr</u> = Vccr Max., <u>CE1r &gt; Vccr - 0.2V.</u> Sleep  NAP		Sleep	_	_	10	μΑ
IPDN	FCRAM Vcc Power Down			cc Power Down $\frac{Vccr}{CE1r} = Vccr Max.,$ $\frac{Vc}{CE1r} = Vccr - 0.2V,$		NAP	_	
I <sub>PD8</sub> r	Current	CE2r ≤ 0.2V		16M Partial	_	_	85	μΑ

### (Continued)

Parameter Symbol	Parameter Description	Test Conditions		Min.	Тур.	Max.	Unit
VIL	Input Low Level	_		-0.3	_	0.5	V
VIH	Input High Level		Flash	2.0		Vccf+0.3	V
VIH	input night Level	_	FCRAM	2.2		Vccr+0.3	
VID	Voltage for Autoselect and Sector Protection (RESET) (Note 7)	_	11.5	_	12.5	٧	
Vacc	Voltage for WP/ACC Sector Protection/Unprotection and Program Acceleration	_	8.5	9.0	9.5	V	
Vol	FCRAM Output Low Level	Vccr = Vccr Min., IoL =1.0mA		_		0.4	V
Vон	FCRAM Output High Level	Vccr = Vccr Min., Iон = -0.5mA		2.2		_	V
Vol	Flash Output Low Level	Vccf = Vccf Min., IoL = 4.0mA		_	_	0.45	V
Vон	Flash Output High Level	Vccf = Vccf Min., Iон = -0.1mA		Vccf-0.4		_	V
VLKO	Flash Low Vcc Lock-Out Voltage	_		2.3	2.4	2.5	V

Notes: 1. All voltage are referenced to Vss.


- 2. FCRAM DC characteristics are measured after following POWER-UP timing.
- 3. Iout depends on the output load conditions.
- 4. The lcc current listed includes both the DC operating current and the frequency dependent component.
- 5. Icc active while Embedded Algorithm (program or erase) is in progress.
- 6. Automatic sleep mode enables the low power mode when address remain stable for 150ns.
- 7. Applicable for only Vcc applying.
- 8. Embedded Alogorithm (program or erase) is in progress. (@5MHz)

### 2. AC Characteristics

## • CE Timing

Parameter	Syn	nbol	Condition	Value	Unit	
Parameter	JEDEC	Standard	Condition	Min.	Offic	
CE Recover Time	_	tccr	_	0	ns	
CE Hold Time	_	<b>t</b> chold	_	3	ns	
CE1r High to WE Invalid time for Standby Entry	_	tchwx	_	10	ns	





• Read Only Operations Characteristics (Flash)


Parameter	Syn	nbol	Condition	Value	(Note)	Unit
Parameter	JEDEC	Standard	Condition	Min.	Max.	Unit
Read Cycle Time	tavav	<b>t</b> RC	_	70	_	ns
Address to Output Delay	<b>t</b> avqv	tacc	CEf = V <sub>IL</sub> OE = V <sub>IL</sub>		70	ns
Chip Enable to Output Delay	<b>t</b> elqv	tcef	OE = VIL	_	70	ns
Output Enable to Output Delay	<b>t</b> GLQV	<b>t</b> oe	_	_	30	ns
Chip Enable to Output High-Z	<b>t</b> ehqz	<b>t</b> DF	_	_	25	ns
Output Enable to Output High-Z	tgнqz	<b>t</b> DF	_	_	25	ns
Output Hold Time From Addresses, CEf or OE, Whichever Occurs First	<b>t</b> axqx	tон	_	0	_	ns
RESET Pin Low to Read Mode	_	<b>t</b> ready	_		20	μs

Note: Test Conditions-Output Load:1 TTL gate and 30 pF


Input rise and fall times: 5 ns Input pulse levels: 0.0 V to Vccf Timing measurement reference level

Input: 0.5×Vccf Output: 0.5×Vccf

### • Read Operation Timing Diagram (Flash)



### • Hardware Reset/Read Operation Timing Diagram (Flash)



• Write/Erase/Program Operations (Flash)

	Parameter	Sy	rmbol		Value		Unit
	Parameter	JEDEC	Standard	Min.	Тур.	Max.	
Write Cycle Tim	е	<b>t</b> avav	twc	70	_	_	ns
Address Setup	Time	<b>t</b> avwl	<b>t</b> AS	0	_	_	ns
Address Setup Polling	Time to OE Low During Toggle Bit	_	taso	12	_	_	ns
Address Hold T	ime	twlax	<b>t</b> ah	45		_	ns
Address Hold Toggle Bit Pollir	ime from CEf or OE High During	_	<b>t</b> aht	0	_	_	ns
Data Setup Tim	е	tоvwн	<b>t</b> DS	30	_	_	ns
Data Hold Time		twhox	tон	0		_	ns
Output	Read			0	_	_	ns
Enable Hold Time	Toggle and Data Polling		tоен	10	_	_	ns
CEf High During	Toggle Bit Polling		<b>t</b> CEPH	20			ns
OE High During	OE High During Toggle Bit Polling		<b>t</b> oeph	20			ns
Read Recover	Read Recover Time Before Write		<b>t</b> GHWL	0		_	ns
Read Recover 7	Time Before Write	<b>t</b> GHEL	<b>t</b> GHEL	0			ns
CEf Setup Time		<b>t</b> ELWL	tcs	0			ns
WE Setup Time		twlel	tws	0		_	ns
CEf Hold Time		<b>t</b> wheh	<b>t</b> cH	0			ns
WE Hold Time		<b>t</b> ehwh	<b>t</b> wн	0			ns
Write Pulse Wid	lth	<b>t</b> wlwh	<b>t</b> wp	35		_	ns
CEf Pulse Width	١	<b>t</b> eleh	<b>t</b> cp	35		_	ns
Write Pulse Wid	lth High	twhwl	<b>t</b> wph	25		_	ns
CEf Pulse Width	n High	<b>t</b> ehel	<b>t</b> CPH	25		_	ns
Programming O	peration	<b>t</b> whwh1	<b>t</b> whwh1		6	_	μs
Sector Erase O	peration *1	<b>t</b> whwh2	<b>t</b> whwh2	_	0.5	_	S
Vccf Setup Time	)	_	tvcs	50		_	μs
Rise Time to Vi	) <sup>*2</sup>	_	tvidr	500	_	_	ns
Rise Time to VA	cc *3	_	<b>t</b> vaccr	500	_	_	ns
Voltage Transiti	on Time *2	_	<b>t</b> vlht	4	_	_	μs
Write Pulse Wid	lth *2	_	twpp	100	_	_	μs


Doromotor	Sy	/mbol	Value			Unit
Parameter	JEDEC	Standard	Min.	Тур.	Max.	
OE Setup Time to WE Active *2	_	toesp	4	_	_	μs
CEf Setup Time to WE Active *2	_	tcsp	4	_	_	μs
Recover Time from RY/BY	_	tпв	0	_	_	ns
RESET Pulse Width	_	<b>t</b> RP	500	_	_	ns
RESET High Level Period Before Read	_	<b>t</b> RH	200	_	_	ns
Program/Erase Valid to RY/BY Delay	_	<b>t</b> BUSY		_	90	ns
Delay Time from Embedded Output Enable	_	<b>t</b> eoe		_	70	ns
Erase Time-out Time	_	<b>t</b> TOW	50		_	μs
Erase Suspend Transition Time	_	<b>t</b> spd		_	20	μs

<sup>\*1:</sup> This does not include preprogramming time.


<sup>\*2:</sup> This timing is for Sector Group Protection operation.

<sup>\*3:</sup> This timing is for Accelerated Program operation.


## • Write Cycle (WE control) (Flash)




### • Write Cycle (CEf control) (Flash)




### • AC Waveforms Chip/Sector Erase Operations (Flash)




### • AC Waveforms for Data Polling during Embedded Algorithm Operations (Flash)







### • Back-to-back Read/Write Timing Diagram (Flash)




## • RY/BY Timing Diagram during Write/Erase Operations (Flash)




## • RESET, RY/BY Timing Diagram (Flash)




### • Temporary Sector Unprotection (Flash)



### • Acceleration Mode Timing Diagram (Flash)



### • Extended Sector Group Protection (Flash)



#### READ OPERATION (FCRAM)

Danamatan	Countries I	V	/alue	11:4	Natas
Parameter	Symbol -	Min.	Max.	Unit	Notes
Read Cycle Time	<b>t</b> RC	70	_	ns	
Chip Enable Access Time	<b>t</b> ce	_	65	ns	*1,*3
Output Enable Access Time	toe	_	40	ns	*1
Address Access Time	taa	_	65	ns	*1,*4
Output Data Hold Time	tон	5	_	ns	*1
CE1r Low to Output Low-Z	tclz	5	_	ns	*2
OE Low to Output Low-Z	tolz	0	_	ns	*2
CE1r High to Output High-Z	<b>t</b> cHz	_	20	ns	*2
OE High to Output High-Z	tонz	_	20	ns	*2
Address Setup Time to CE1r Low	tasc	<b>-</b> 5	_	ns	*5
Address Catur Times to OF	taso	25	_	ns	*3,*6
Address Setup Time to OE	taso[abs]	10	_	ns	*7
LB / UB Setup Time to CE1r Low	tssc	-5	_		*5
LB / UB Setup Time to OE Low	<b>t</b> BSO	10	_		
Address Invalid Time	tax	_	5	ns	*4,*8
Address Hold Time from CE1r Low	<b>t</b> CLAH	70	_	ns	*4
Address Hold Time from OE Low	tolah	45	_	ns	*4,*9
Address Hold Time from CE1r High	<b>t</b> chah	-5	_	ns	
Address Hold Time from OE High	tонан	-5	_	ns	
LB / UB Hold Time from CE1r High	<b>t</b> снвн	-5	_		
LB / UB Hold Time from OE High	tонвн	<b>-</b> 5	_		
CE1r Low to OE Low Delay Time	tclol	25	1000	ns	*3,*6,*9,*10
OE Low to CE1r High Delay Time	tolch	45	_	ns	*9
CE1r High Pulse Width	<b>t</b> cp	12	_	ns	
OF High Dules Width	top	25	1000	ns	*6,*9,*10
OE High Pulse Width	top[abs]	12	_	ns	*7

Notes \*1: The output load is 30pF.

- \*2: The output load is 5pF.
- \*3: The tce is applicable if  $\overline{OE}$  is brought to Low before  $\overline{CE}1r$  goes Low and is also applicable if actual value of both or either taso or tclol is shorter than specified value.
- \*4: Applicable only to A0 and A1 when both  $\overline{CE}1r$  and  $\overline{OE}$  are kept at Low for the address access.
- \*5: Applicable if  $\overline{OE}$  is brought to Low before  $\overline{CE}$ 1r goes Low.
- \*6: The taso, tclol(min) and top(min) are reference values when the access time is determined by toe. If actual value of each parameter is shorter than specified minimum value, toe become longer by the amount of subtracting actual value from specified minimum value. For example, if actual taso, taso(actual), is shorter than specified minimum value, taso(min), during  $\overline{OE}$  control access (ie.,  $\overline{CE}$ 1r stays Low), the toe become toe(max) + taso(min) taso(actual).
- \*7: The taso[ABS] and top[ABS] is the absolute minimum value during  $\overline{OE}$  control access.
- \*8: The tax is applicable when both A0 and A1 are switched from previous state.
- \*9: If actual value of either tolol or top is shorter than specified minimum value, both tolah and tolch become trc(min) tolol(actual) or trc(min) top(actual).
- \*10: Maximum value is applicable if  $\overline{CE}$ 1r is kept at Low.

#### WRITE OPERATION (FCRAM)

Barrantan	Completed	Va	llue	11:4	Natas
Parameter	Symbol	Min.	Max.	Unit	Notes
Write Cycle Time	twc	70	_	ns	*1
Address Setup Time	tas	0	_	ns	*2
Address Hold Time	<b>t</b> ah	35	_	ns	*2
CE1r Write Setup Time	<b>t</b> cs	0	1000	ns	
CE1r Write Hold Time	tсн	0	1000	ns	
WE Setup Time	tws	0	_	ns	
WE Hold Time	twн	0	_	ns	
LB and UB Setup Time	<b>t</b> BS	<b>-</b> 5	_	ns	
LB and UB Hold Time	<b>t</b> вн	<b>-</b> 5	_	ns	
OE Setup Time	toes	0	1000	ns	*3
OE Hold Time	<b>t</b> oeh	25	1000	ns	*3, *4
OE Hold Time	toeh[abs]	12	_	ns	*5
OE High to CE1r Low Setup Time	<b>t</b> ohcl	<b>–</b> 5	_	ns	*6
OE High to Address Hold Time	tонан	<b>-</b> 5	_	ns	*7
CE1r Write Pulse Width	tcw	45	_	ns	*1, *8
WE Write Pulse Width	twp	45	_	ns	*1, *8
CE1r Write Recovery Time	twrc	10	_	ns	*1, *9
WE Write Recovery Time	twr	10	1000	ns	*1, *3, *9
Data Setup Time	<b>t</b> DS	15	_	ns	
Data Hold Time	<b>t</b> DH	0	_	ns	
CE1r High Pulse Width	<b>t</b> CP	12	_	ns	*9

Notes: \*1: Minimum value must be equal or greater then the sum of actual tcw (or twp) and twrc (or twr).

- \*2: New write address is valid from either CE1r or WE is bought to High.
- \*3: The toeh is specified from end of twc(min). The toeh(min) is a reference value when the access time is determined by toe.
  - If actual value, toeh(actual) is shorter than specified minimum value, toe become longer by the amount of subtracting actual value from specified minimum value.
- \*4: The toeh(max) is applicable if  $\overline{CE1}r$  is kept at Low and both  $\overline{WE}$  and  $\overline{OE}$  are kept at High.
- \*5: The toeh[ABS] is the absolute minimum value if write cycle is termnated by  $\overline{\text{WE}}$  and  $\overline{\text{CE1}}$ r stays Low.
- \*6: tohcl(min) must be satisfied if read operation is not performed prior to write operation. In case  $\overline{OE}$  is disabled after tohcl(min),  $\overline{WE}$  Low must be asserted after trc(min) from  $\overline{CE}$ 1r Low. In other words, read operation is initiated if tohcl (min) is not satisfied.
- \*7: Applicable if CE1r stays Low after read operation.
- \*8: tcw and twp is applicable if write operation is initiated by  $\overline{CE}$ 1r and  $\overline{WE}$ , respectively.
- \*9: twRc and twR is applicable if write operation is terminated by  $\overline{\text{CE}}1\text{r}$  and  $\overline{\text{WE}}$ , respectively. The twR(min) can be ignored if  $\overline{\text{CE}}1\text{r}$  is brought to High together or after  $\overline{\text{WE}}$  is brought to High. In such case, the tcP(min) must be satisfied.

#### • POWER DOWN and POWER DOWN PROGRAM PARAMETERS (FCRAM)

Parameter	Symbol Va		lue	Unit	Note
Farameter	Syllibol	Min.	Max.	Ullit	Note
CE2r Low Setup Time for Power Down Entry	<b>t</b> csp	10	_	ns	
CE2r Low Hold Time after Power Down Entry	t <sub>C2LP</sub>	70	_	ns	
CE1r High Hold Time following CE2r High after Power Down Exit (SLEEP mode only)	tснн	350	_	μs	
CE1r High Setup Time following CE2r High after Power Down Exit (Except for SLEEP mode)	tснни	1	_	μs	
CE1r High Setup Time following CE2r High after Power Down Exit	tснs	10	_	ns	
CE1r High to PE Low Setup Time	<b>t</b> eps	70	_	ns	*1
PE Power Down Program Pulse Width	<b>t</b> EP	70	_	ns	*1
PE High to CE1r Low Hold Time	<b>t</b> eph	70	_	ns	*1
Address Setup Time to PE High	<b>t</b> eas	15	_	ns	*1
Address Setup Time from PE High	<b>t</b> EAH	0	_	ns	*1

Notes: \*1: Applicable to Power Down Program.

#### OTHER TIMING PARAMETERS (FCRAM)

Parameter	Symbol		lue	Unit	Note
Parameter	Symbol	Min.	Max.	Unit	Note
CE1r High to OE Invalid Time for Standby Entry	<b>t</b> chox	10	_	ns	
CE1r High to WE Invalid Time for Standby Entry	<b>t</b> chwx	10	_	ns	*1
CE2r Low Hold Time after Power-up	<b>t</b> c2LH	50	_	μs	*2
CE2r High Hold Time after Power-up	<b>t</b> C2HL	50	_	μs	*3
CE1r High Hold Time following CE2r High after Power-up	<b>t</b> снн	350	_	μs	*2
Input Transition Time	t⊤	1	25	ns	*4

Notes: \*1: It may write some data into any address location if tchwx is not satisfied.


\*2: Must satisfy tcнн(min) after tc2LH(min).

#### • AC TEST CONDITIONS (FCRAM)

Symbol	Description	Test Setup	Value	Unit	Note
VIH	Input High Level	Vccr = 2.7V to 3.1V	2.3	V	
VIL	Input Low Level	Vccr = 2.7V to 3.1V	0.4	V	
VREF	Input Timing Measurement Level	Vccr = 2.7V to 3.1V	1.3	V	
t⊤	Input Transition Time	Between V <sub>I</sub> L and V <sub>I</sub> H	5	ns	


<sup>\*3:</sup> Requires Power Down mode entry and exit after tc2HL.
\*4: The input Trasition Time(tτ) at AC testing is 5ns as shown in below. If actual tτ is longer than 5ns, it may violate AC specification of some timing parameters.

### • READ Timing #1 (OE Control Access) (FCRAM)




Note: CE2r,  $\overline{\text{PE}}$  and  $\overline{\text{WE}}$  must be High for entire read cycle. Either or both  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  must be Low when both  $\overline{\text{CE}}$ 1r and  $\overline{\text{OE}}$  are Low.

## • READ Timing #2 (CE1r Control Access) (FCRAM)




Note: CE2r,  $\overline{\text{PE}}$  and  $\overline{\text{WE}}$  must be High for entire read cycle. Either or both  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  must be Low when both  $\overline{\text{CE}}$ 1r and  $\overline{\text{OE}}$  are Low.

### • READ Timing #3 (Address Access after OE Control Access) (FCRAM)




Note: CE2r,  $\overline{\text{PE}}$  and  $\overline{\text{WE}}$  must be High for entire read cycle. Either or both  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  must be Low when both  $\overline{\text{CE}}$ 1r and  $\overline{\text{OE}}$  are Low.

## • READ Timing #4 (Address Access after $\overline{\text{CE}}1\text{r}$ Control Access) (FCRAM)




Note: CE2r,  $\overline{\text{PE}}$  and  $\overline{\text{WE}}$  must be High for entire read cycle. Either or both  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  must be Low when both  $\overline{\text{CE}}$ 1r and  $\overline{\text{OE}}$  are Low.

## • WRITE Timing #1 (CE1r Control) (FCRAM)




Note: CE2r and  $\overline{\text{PE}}$  must be High for write cycle.

## • WRITE Timing #2-1 (WE Control, Single Write Operation) (FCRAM)




Note: CE2r and  $\overline{PE}$  must be High for write cycle.

## • WRITE Timing #2-2 (WE Control, Continuous Write Operation) (FCRAM)




Note: CE2r and  $\overline{PE}$  must be High for write cycle.

## • READ / WRITE Timing #1-1 (CE1r Control) (FCRAM)




Note: Write address is valid from either  $\overline{CE}1r$  or  $\overline{WE}$  of last falling edge.

## • READ / WRITE Timing #1-2 (CE1r Control) (FCRAM)




Note: The toeh is specified from the time satisfied both twrc and twr(min).

## • READ(OE Control) / WRITE(WE Control) Timing #2-1 (FCRAM)




Note:  $\overline{\text{CE}1r}$  can be tied to Low for  $\overline{\text{WE}}$  and  $\overline{\text{OE}}$  controlled operation. When  $\overline{\text{CE}1r}$  is tied to Low, output is exclusively controlled by  $\overline{\text{OE}}$ .

### • READ(OE Control) / WRITE(WE Control) Timing #2-2



Note:  $\overline{\text{CE}}1\text{r}$  can be tied to Low for  $\overline{\text{WE}}$  and  $\overline{\text{OE}}$  controlled operation. When  $\overline{\text{CE}}1\text{r}$  is tied to Low, output is exclusively controlled by  $\overline{\text{OE}}$ .


#### POWER DOWN PROGRAM Timing (FCRAM)



Note: CE2r must be High for Power Down Programming.


Any other inputs not specified above can be either High or Low.

### • POWER DOWN Entry and Exit Timing (FCRAM)




Note: This Power Down mode can be also used for Power-up #2 below except that tchhn can not be used at Power-up timing.

#### • POWER-UP Timing #1 (FCRAM)




Note: The tc2LH specifies after Vccr reaches specified minimum level.

#### • POWER-UP Timing #2 (FCRAM)



Note: The tc2HL specifies from CE2r Low to High transition after Vccr reaches specified minimum level. CE1r must be brought to High prior to or together with CE2r Low to High transition.

### • Standby Entry Timing after Read or Write (FCRAM)



Note: Both tchox and tchwx define the earliest entry timing for Standby mode. If either of timing is not satisfied, it takes trac (min) period from either last address transition of A0 and A1, or CE1r Low to High transition.

### ■ ERASE AND PROGRAMMING PERFORMANCE (Flash)

Parameter	Value			Unit	Remarks	
raiailletei	Min.	Тур.	Max.	Oilit	Remarks	
Sector Erase Time	_	0.5	2	s	Excludes programming time prior to erasure	
Word Programming Time	_	6	100	μs	Excludes system-level overhead	
Chip Programming Time	_	25.2	95	S	Excludes system-level overhead	
Erase/Program Cycle	100,000	_	_	cycle		

Notes: Typical Erase conditions T<sub>A</sub> = 25°C, VCCf\_1 & VCCf\_2 = 2.9V

Typical Program conditions T<sub>A</sub> = 25°C, VCCf\_1 & VCCf\_2 = 2.9V Data= Checker

## ■ DATA RETENTION Low Vccr Characteristics (FCRAM)


Doromotor	Symbol	Toot Conditions	Value		l les id
Parameter	Symbol	Test Conditions	Min.	Max.	Unit
Vccr Data Retention Supply Voltage	Vdr	$\overline{\frac{CE}{CE}}1r = CE2r \ge V_{CC}r - 0.2V \text{ or,}$ $\overline{CE}1r = CE2r = V_{IH,}$	2.3	3.1	V
Vccr Data Retention Supply Current	IDR		_	1.5	mA
	I <sub>DR1</sub>	$ \begin{array}{l} 2.3 \text{V} \leq \text{Vccr} \leq 2.7 \text{V}, \\ \frac{\text{V}_{\text{IN}}}{\text{CE}} \leq 0.2 \text{V or V}_{\text{IN}} \geq \text{Vccr} - 0.2 \text{V}, \\ \hline \overline{\text{CE}} \text{1r} = \text{CE2r} \geq \text{Vccr} - 0.2 \text{V}, \\ \hline \text{Iout=0mA} \end{array} $	_	150	μΑ
Data Retention Setup Time	<b>t</b> DRS	2.7V ≤ Vccr ≤ 3.1V at data retention entry	0	_	ns
Data Retention Recovery Time	<b>t</b> drr	2.7V ≤ Vccr ≤ 3.1V after data retention	200	_	ns
Vccr Voltage Transition Time	ΔV/Δt		0.2	_	V/μs

Notes: \*1:  $2.0 \le V_{IH} \le V_{CC}r + 0.3V$ 

(Continued)

(Continued)

### • Data Retention Timing



#### **■ PIN CAPACITANCE**

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 0	11	14	pF
Соит	Output Capacitance	Vout = 0	12	16	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	14	16	pF
Сімз	WP/ACC Pin Capacitance	V <sub>IN</sub> = 0	21.5	26	pF

Note: Test conditions T<sub>A</sub> = 25 °C, f = 1.0 MHz


### **■ HANDLING OF PACKAGE**

Please handle this package carefully since the sides of package create acute angles.


#### **■ CAUTION**

- The high voltage (V<sub>ID</sub>) cannot apply to address pins and control pins except RESET. Exception is when autoselect and sector group protect function are used, then the high voltage (V<sub>ID</sub>) can be applied to RESET.
- Without the high voltage (V<sub>ID</sub>) , sector group protection can be achieved by using "Extended Sector Group Protection" command.

### **■ ORDERING INFORMATION**



### **■ PACKAGE DIMENSION**



## **FUJITSU LIMITED**

For further information please contact:

#### **Japan**

FUJITSU LIMITED
Marketing Division
Electronic Devices
Shinjuku Dai-Ichi Seimei Bldg. 7-1,
Nishishinjuku 2-chome, Shinjuku-ku,
Tokyo 163-0721, Japan

Tel: +81-3-5322-3353 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

#### North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A.

Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

#### **Europe**

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10,

D-63303 Dreieich-Buchschlag,

Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fme.fujitsu.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan,

New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmal.fujitsu.com/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

#### F0207

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.