Semicustom cmos

Macro embedded type cell array

CE81 Series

■ DESCRIPTION

The CE81 series of $0.18 \mu m$ CMOS macro-embedded cell arrays is a line of highly integrated CMOS ASICs featuring high speed and low power consumption at the same time.

This series incorporates up to 34 million gates which have a gate delay time of 12 ps, resulting in both integration and speed about three times higher than conventional products.

In addition, this series can operate at a power-supply voltage of up to 1.1 V, substantially reducing power consumption.

■ FEATURES

- Technology : 0.18 μm silicon-gate CMOS, 3- to 5-layer wiring capable of integrating a mixture of highspeed processes and cells on a single chip (under development)
- Supply voltage : $+1.8 \text{ V} \pm 0.15 \text{ V}$ (typical) to $+1.1 \text{ V} \pm 0.1 \text{ V}$
- Junction temperature range : -40 to +125 °C
- Gate delay time : $t_{pd} = 12 \text{ ps} (1.8 \text{ V, inverter, F/O} = 1)$
- Gate power consumption: 8 nW/MHz/BC (1.1 V, 2-NAND, F/O = 1)
- High-load drive capability : IoL = 2/4/8/12 mA mixable
- · Output buffer cells with noise reduction circuits
- Inputs with on-chip input pull-up/pull-down resistors (33 kΩ typical) and bidirectional buffer cells
- Buffer cell dedicated to crystal oscillator
- Special interfaces (P-CML, LVDS, PCI, AGP, USB, SDRAM-I/F, SSTL, etc. under development)
- IP macros (CPU, DSP, PCI, IEEE1394, USB, IrDA, PLL, ADC, DAC, etc. under development)
- Capable of incorporating compiled cells (RAM/ROM/multiplier, etc.)
- · Configurable internal bus circuits
- · Advanced hardware/software co-design environment
- Short-term development using a timing driven layout tool
- Support for static timing sign-off
 - Dramatically reducing the time for generating test vectors for timing verification and the simulation time
- Hierarchical design environment for supporting large-scale circuits
- Simulation (before layout) considering the input slew rate and detailed RC delay calculation (after layout), supporting development with minimized timing trouble after trial manufacture
- Support for memory (RAM/ROM) SCAN
- Support for memory (RAM) BIST
- Support for boundary SCAN

(Continued)

- · Support for path delay test
- A variety of package options (TQFP, HQFP, EBGA, FBGA, TAB-BGA, FCBGA)

■ MACRO LIBRARY (Including macros being prepared)

• Decoder

1. Logic cells (about 800 types)

Adder

• AND-OR Inverter • Non-SCAN Flip Flop

Clock BufferLatchInverterBuffer

NAND
 OR-AND Inverter

AND
NOR
SCAN Flip Flop
ENOR
AND-OR
OR
Selector
BUS Driver
EOR
Others

2. IP macros

2	
CPU/DSP	FR, SPARClite, standard CPU (under preparation) Communications DSP, DSP for AV
Interface macro	PCI, IEEE1394, USB, IrDA, etc.
Multimedia processing macros	JPEG, MPEG, etc.
Mixed signal macros	ADC, DAC, OPAMP, etc.
Compiled macros	RAM, ROM, multiplier, adder, multiplier-accumulator, etc.
PLL	Analog PLL, digital PLL

3. Special I/O interface macros

• T-LVTTL • SS

SSTL

• PCI

• HSTL • AGP • P-CML

• USB

• IEEE1394


• LVDS

■ CHIP STRUCTURE

The chip layout of the CE81 series consists of two major areas : chip peripheral area and basic cell area.

The chip peripheral area contains the input/output buffer cells for interfacing with external devices and the associated bonding pads. The basic cell area contains some of input/output buffer cells, the unit cells and the compiled cells.

· Chip configuration



■ COMPILED CELLS

Compiled cells are macro cells which are automatically generated with the bit/word configuration specified. The CE81 series has the following types of compiled cells. (Note that each macro is different in word/bit range depending on the column type.)

1. Clock synchronous single-port RAM (1 address, 1 RW)

Column type	Memory capacity	Word range	Bit range	Unit
4	16 to 72 K	16 to 1 K	1 to 72	Bit
16	64 to 72 K	64 to 4 K	1 to 18	Bit

2. Clock synchronous dual-port RAM (2 addresses, 1 RW/1 R)

Column type	Memory capacity	Word range	Bit range	Unit
4	16 to 72 K	16 to 1 K	1 to 72	Bit
16	64 to 72 K	64 to 4 K	1 to 18	Bit

3. Clock synchronous ROM

Column type	Memory capacity	Word range	Bit range	Unit
8	128 to 512 K	32 to 4 K	4 to 128	Bit
16	128 to 512 K	64 to 8 K	2 to 64	Bit

■ HIGH-CAPACITY MEMORY

• Clock synchronous single port RAM (1 address, 1 RW)

Column type	Memory capacity	Word range	Bit range	Unit			
Under development							

■ ABSOLUTE MAXIMUM RATINGS

(Vss = 0 V)

Parameter	Symbol	Application	Rat	ing	Unit
Parameter	Symbol	Application	Min.	Max.	
Dower supply voltage	V _{DD}	VDD, VDDI (Internal)	Vss - 0.5	+2.5	V
Power supply voltage	V DD	VDDE (External)	Vss - 0.5	+4.0	V
Input voltage*1	Vı	1.8 V input pin	Vss - 0.5	V _{DDI} + 0.5 (≤ 2.5 V)	V
Imput voitage	VI	3.3 V input pin	Vss - 0.5	V _{DDE} + 0.5 (≤ 4.0 V)	V
Output voltage	Vo	1.8 V output pin	Vss - 0.5	$V_{DDI} + 0.5$ ($\leq 2.5 \text{ V}$)	V
Output voltage	Vo	3.3 V output pin	Vss - 0.5	$V_{DDE} + 0.5$ ($\leq 4.0 \text{ V}$)	V
Storage temperature	Тѕт	Plastic package	– 55	+125	°C
Power-supply pin current *2	ΙD	Per Vdd/Vddi/Vdde pin	_	TBD	mA
Power-supply pill culterit	l ID	Per Vss pin		TBD	mA
		L type output buffer IoL = 2 mA	_	±13	mA
Output current*3	lo	M type output buffer IoL = 4 mA		±13	mA
Output current*3	lo	H type output buffer IoL = 8 mA		±13	mA
		V type output buffer Io∟ = 12 mA		±26	mA

^{*1 :} Do not apply any voltage of 1.1 V or more between the LVDS (resistor built-in type) differential inputs.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2 :} Maximum supply current which can be supplied constantly.

^{*3:} Maximum output current which can be supplied constantly. Exceeding the rating is allowed only within 1 second for only one LSI pin. The maximum rating of the P-CML output buffer is 20 mA.

■ RECOMMENDED OPERATING TEMPERATURE

• Single power supply (V_{DD} = +1.8 V \pm 0.15 V)

(Vss = 0 V)

Parameter	Symbol		Unit		
Farameter	Symbol	Min.	Тур.	Max.	Onit
Power supply voltage (1.8 V supply voltage)	V _{DD}	1.65	1.8	1.95	V
"H" level input voltage (1.8 V CMOS level)	Vıн	$V_{DD} \times 0.65$	_	V _{DD} + 0.3	V
"L" level input voltage (1.8 V CMOS level)	Vıl	-0.3	_	$V_{DD} \times 0.35$	V
Operating junction temperature	Tj	-40	_	+125	°C

• Dual power supply (VDDI = $\pm 1.8 \text{ V} \pm 0.15 \text{ V}$, VDDE = $\pm 3.3 \text{ V} \pm 0.3 \text{ V}$)

(Vss = 0 V)

Parameter		Symbol		Value		
		Syllibol	Min.	Тур.	Max.	Unit
Power supply veltage	1.8 V supply voltage	V _{DDI}	1.65	1.8	1.95	V
Power supply voltage	3.3 V supply voltage	V _{DDE}	3.0	3.3	3.6	V
"H" level input voltage	1.8 V CMOS level	ViH	$V_{DD} \times 0.65$	_	V _{DDI} + 0.3	V
Tri lever input voltage	3.3 V CMOS level	VIH	2.0	_	VDDE + 0.3	V
"I " lovel input veltage	1.8 V CMOS level	VIL	-0.3	_	$V_{DD} \times 0.35$	V
"L" level input voltage	3.3 V CMOS level	V IL	-0.3	_	0.8	V
Operating junction temp	Tj	-40	_	+125	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

1. DC CHARACTERISTICS

• Single power supply : VDD = 1.8 V

 $(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, \text{Vss} = 0 \text{ V}, \text{T}_{j} = -40 \text{ °C to } +125 \text{ °C})$

Parameter	Symbol	Conditions			Value		Unit	
raiametei	Syllibol			Min.	Тур.	Max.	Oilit	
Power supply voltage	IDDS	Static state*1,*2		_		TBD	mA	
"H" level output voltage	Vон	Іон = -100 μА		V _{DD} - 0.2		V _{DD}	V	
"L" level output voltage	Vol	$I_{OL} = -100 \mu A$		V _{DDE} - 0.2		VDDE	V	
			L type			-1.0		
"H" lovel output ourrent	Іон	Output pin	M type			-2.0	m A	
"H" level output current	ЮН	$V_{OH} = V_{DD} - 0.2 V$	H type			-4.0	mA	
			V type			-6.0		
	Output pin VoL = 0.2 V			L type	1.0			
"I " lovel output ourrent		Output pin	M type	2.0			mA	
"L" level output current		IOL	Vol = 0.2 V	H type	4.0		_	IIIA
				V type	6.0			
		L type						
Output short-circuit	los ₁	M type				TBD		
current*3	IOS1	H type				וסטו	mA	
		V type						
Input look ourront*4	lu	Input pin		_	_	5		
Input leak current*4	ILZ	Tristate pin (for input)		_	_	5	μΑ	
Input pull-up/pull-down resistance*5	R₽	Pull-up V _I = 0 Pull-down V _I = V _E	DD	TBD	18	TBD	kΩ	

^{*1 :} When the memory macro is in standby mode and analog macro is in power-down mode. At both case, conditions are $V_{IH} = V_{DD}$, $V_{IL} = V_{SS}$, and $T_j = +25$ °C.

^{*2 :} The above value may not be guaranteed when the input/output buffer with pull-up/pull-down resistor or crystal oscillator buffer is used.

^{*3 :} The maximum current which flows when the output pin is shorted to V_{DD} or V_{SS} . Keep the output short-circuit current below the maximum rating.

^{*4 :} The input leakage current may exceed the above value when the input buffer with pull-up/pull-down resistor is used.

^{*5 :} Input pull-up/pull-down is optional in input and bidirectional buffers.

• Dual power supply : $V_{DDI} =$ 1.8 V and $V_{DDE} =$ 3.3 V ($V_{DDI} =$ 1.8 V \pm 0.15 V, $V_{DDE} =$ 3.3 V \pm 0.3 V, $V_{SS} =$ 0 V, $T_j =$ -40 °C to +125 °C)

B	0	0 1111 -			Value		1124						
Parameter	Symbol	Conditio	ons	Min.	Тур.	Max.	Unit						
Power supply voltage	IDDS	Static state*1, *2			_	TBD	mA						
"L" lovel output voltage	Van	3.3 V Output pin $I_{OH} = -100 \mu\text{A}$		V _{DDE} - 0.2	_	V _{DDE}	V						
"H" level output voltage	Vон	1.8 V Output pin Іон = –100 μA		V _{DDI} – 0.2	_	VDDI	V						
"L" level output voltage	Vol	Ιοι = -100 μΑ		VDDE - 0.2		VDDE	V						
			L type			-2.0							
		3.3 V Output pin	M type			-4.0	mA						
		$V_{OH} = V_{DDE} - 0.4 V$	H type		_	-8.0	IIIA						
"H" lovel output ourrent	la		V type			-12.0							
"H" level output current	Іон		L type			-1.0							
		1.8 V Output pin	M type			-2.0	mA						
		Voh = VDDI - 0.2 V	H type	_	_	-3.0							
			V type			-6.0							
	loг	3.3 V Output pin VoL = 0.4 V	L type	2.0	_	_							
			M type	4.0			Λ						
			H type	8.0			mA						
"I " lovel overest overest		I.e.	Lec			L	L		V type	12.0			
"L" level output current			L type	1.0	_	_							
		1.8 V Output pin	M type	2.0			Λ						
		Vol = 0.2 V	H type	4.0			mA						
			V type	6.0									
			L type										
Output short-circuit		Output pin	M type	1		TDD	Λ						
current*3	losı	$V_0 = 0$ V or V_{DD}	H type			TBD	mA						
			V type										
L (L L	ILI	Input pin	l			5	^						
Input leak current*4	lız	Tristate pin (for input)				5	μΑ						
Input pull-up/pull-down resistance'5	R₽	1.8 V I/O buffer Pull-up V _I = 0 Pull-down V _I = V _{DI}	1.8 V I/O buffer		18	TBD	kΩ						
	110	3.3 V I/O buffer $Pull-up \text{ V}_{I} = 0$ $Pull-down \text{ V}_{I} = \text{V}_{DI}$	DE	10	33	60	1/22						

- *1 : When the memory macro is in standby mode and analog macro is in power-down mode. At both case, conditions are $V_{IH} = V_{DD}$, $V_{IL} = V_{SS}$, and $T_j = +25$ °C.
- *2 : The above value may not be guaranteed when the input/output buffer with pull-up/pull-down resistor or crystal oscillator buffer is used.
- *3 : The maximum current which flows when the output pin is shorted to V_{DD} or V_{SS}. Keep the output short-circuit current below the maximum rating.
- *4 : The input leakage current may exceed the above value when the input buffer with pull-up/pull-down resistor is used.
- *5 : Input pull-up/pull-down is optional in input and bidirectional buffers.

2. AC Characteristics

$$(V_{DD} = 1.8 \text{ V} \pm 0.15 \text{ V}, \text{ Vss} = 0 \text{ V}, \text{ T}_{i} = -40 \,^{\circ}\text{C} \text{ to } +125 \,^{\circ}\text{C})$$

Parameter	ameter Symbol Value			Unit
Farameter	Syllibol	Min.	Max.	Oilit
Delay time	t pd ^{*1}	typ⁺²×m (TBD)	$typ^{*2} \times n$ (TBD)	ns

^{*1 :} Delay time = propagation delay time, Enable time, Disable time

■ INPUT/OUTPUT CAPACITANCE

$$(f = 1 \text{ MHz}, V_{DD} = V_{I} = 0 \text{ V}, Ta = 25 ^{\circ}\text{C})$$

Parameter	Symbol	Value	Unit
Input pin	Cin	Max.16	pF
Output pin	Соит	Max.16	pF
Input/output capacitance	Cı/o	Max.16	pF

■ DESIGN METHOD

Linking a floor plan tool and a logic synthesis tool enables automatic circuit optimization using floor plan information. In addition, also available are CDDM (Clock Driven Design Method) clock tree synthesis tools using floor plan information. Using floor plan information at a pre-layout stage prevents major problems with setup and hold timings which can occur after layout. Using a hierarchical layout method to support larger-scale circuit design considerably shortens the overall design cycle time.

^{*2 : &}quot;typ" is calculated from the cell specification.

■ SUPPORT TOOLS

Simulation

Synopsys, Inc.: VSS, VCS

Cadence Design Systems, Inc.: Verilog-XL, NC-Verilog, Leapfrog

Model Technology, Inc. : V-System FUJITSU LIMITED : LCADFE

· Logic synthesis

Synopsys, Inc.: DesignCompiler

• Floor plan

FUJITSU LIMITED: GLOSCAD

Clock tree

FUJITSU LIMITED: OPTING

Timing analysis

Synopsys, Inc.: PrimeTime FUJITSU LIMITED: GISTA

Power calculation

Sente, Inc.: Watt Watcher

Synopsys, Inc.: DesignPower, PowerCompiler FUJITSU LIMITED: PScope, SilicoScope IRD

Layout

Cadence Design Systems, Inc. : Gate Ensemble DSM

FUJITSU LIMITED: GLOSCAD

· Test tools

FUJITSU LIMITED: ATREX, FANTCAD, RAPARA, TERBAN, FANSCAD

· Format verification

Chrysalis Symbolic Design, Inc.: Design VERIFYer

Verification tool

Cadence Design Systems, Inc.: Dracula

Design environment tool

FUJITSU LIMITED: METRO/IPSymphony

 HW/SW co-simulation Synopsys, Inc.: EAGLE-i


Yokogawa Electric Corporation: VIRTUAL-ICE

GAIO Technology Co. LTD.: Asim-G

■ PACKAGES

The table below lists the package types available and the reference number of gates used. Consult Fujitsu for the combination of each package and the availability.

• Number of gates used and package types



Note: This list contains packages under planning.

• : Plastic

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: 81(44) 754-3763

Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan

New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9906

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.