PAGE MODE FLASH MEMORY

CMOS

32 M (2 M \times 16/1 M \times 32) BIT

MBM29PL3200TE70/90 MBM29PL3200BE70/90

■ DESCRIPTION


The MBM29PL3200TE/BE is 32 M-bit, 3.0 V-only Page mode Flash memory organized as 2 M words of 16 bits each or 1 M words of 32 bits each. The device is offered in 90-pin SSOP and 84-ball FBGA packages. This device is designed to be programmed in-system with the standard system 3.0 V V_{CC} supply. 12.0 V V_{PP} and 5.0 V V_{CC} are not required for write or erase operations. The device can also be reprogrammed in standard EPROM programmers.

(Continued)

■ PRODUCT LINE-UP

	Part No	•	MBM29PL3200TE70 MBM29PL3200BE70	MBM29PL3200TE90 MBM29PL3200BE90
Ambient Tempe	rature		−20 °C to +70 °C	–40 °C to +85 °C
Access Time (M	lov)	Rundom	70 ns	90 ns
Access Time (IV	iax)	Page	25 ns	35 ns
Power Supply V	'oltage	•	3.3 V ^{+0.3} V	3.0 V ^{+0.6} _{-0.3} V
Power	In Opera	ating	288	mW
Consumption	Erase/P	rogram	288	mW
(Max)	CMOS S	Standby	0.01	8 mW

■ PACKAGES





(Continued)

The device provides truly high performance non-volatile Flash memory solution. The device offers fast page access times of 25 ns and 35 ns with random access times of 70 ns and 90 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention, the device has separate chip enable (\overline{CE}) , write enable (\overline{WE}) and output enable (\overline{OE}) controls. The page size is 8 words or 4 double words.

The device is command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The device is programmed by executing the program command sequence. This will invoke the Embedded Program™ * Algorithm, which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margins. Typically, each sector can be programmed and verified in about 1.3 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase™ * Algorithm, which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margins.

Any individual sector is typically erased and verified in 4 seconds (if already preprogrammed.)

The device also features a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The device is erased when shipped from the factory.

The device features single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by \overline{Data} Polling of DQ_7 , by the Toggle Bit feature on DQ_6 , output pin. Once the end of a program or erase cycle has been completed, the device internally resets to the read mode.

Fujitsu's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability, and cost effectiveness. The device memory electrically erases all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The words/double words are programmed one word/double word at a time using the EPROM programming mechanism of hot electron injection.

*: Embedded Erase[™] and Embedded Program[™] are trademarks of Advanced Micro Devices, Inc.

■ FEATURES

- 0.23 μm Process Technology
- Single 3.0 V read, program and erase

Minimized system level power requirements

• High Performance Page Mode

25 ns maximum page access time (70 ns random access time)

- 8 words Page (× 16) /4 double words Page (× 32) size
- Compatible with JEDEC-standard commands

Uses same software commands as E2PROMs

Compatible with JEDEC-standard world-wide pinouts

90-pin SSOP (Package suffix : PFV) 84-ball FBGA (Package suffix : PBT)

- Minimum 100,000 program/erase cycles
- · Sector erase architecture

One 16 K word, two 8 K words, one 96 K word, and fifteen 128 K words sectors in word mode (\times 16) One 8 K double word, two 4 K double words, one 48 K double word, and fifteen 64 K double words sectors in double word mode (\times 32)

Any combination of sectors can be concurrently erased. The devices also support full chip erase.

Boot Code Sector Architecture

T = Top sector

B = Bottom sector

Embedded Erase[™] Algorithms

Automatically pre-programs and erases the chip or any sector

Embedded Program[™] Algorithms

Automatically programs and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- · Automatic sleep mode

When addresses remain stable, automatically switches themselves to low power mode

- Low Vcc write inhibit ≤ 2.5 V
- Erase Suspend/Resume

Suspends the erase operation to allow a read data and/or program in another sector within the same device

Sector protection


Hardware method disables any combination of sectors from program or erase operations

- Fast Programming Function by Extended command
- Temporary sector unprotection

Temporary sector unprotection with the software command


• In accordance with CFI (Common Flash Memory Interface)

■ PIN ASSIGNMENTS



(Continued)

(Continued)




■ PIN DESCRIPTIONS


Table 1 MBM29PL3200TE/BE Pin Configuration

Pin Name	Function
A ₁₉ to A ₀ , A ₋₁	Address Input
DQ ₃₁ to DQ ₀	Data Input/Output
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
DW/W	Selects 32-bit or 16-bit mode
WP	Hardware Write Protection
ACC	Program Acceleration
Vss	Device Ground
Vcc	Device Power Supply
N.C.	Pin Not Connected Internally

■ BLOCK DIAGRAM



■ LOGIC SYMBOL



■ DEVICE BUS OPERATION

Table 2 MBM29PL3200TE/BE User Bus Operations (DW/ $\overline{W} = V_{IH}$)

Operation	CE	ŌĒ	WE	Ao	A 1	A ₂	A 3	A 6	A 9	DQ ₃₁ to DQ ₀	WP
Auto-Select Manufacturer Code *1	L	L	Н	L	L	L	L	L	VID	Code	Χ
Auto-Select Device Code *1	L	L	Н	Н	L	L	L	L	VID	Code	Х
Extended Auto-Select Device Code *1	L	L	Н	Н	Н	Н	Н	L	VID	Code	Х
Read *3	L	L	Н	Ao	A 1	A ₂	Аз	A 6	A 9	D оит	Х
Standby	Н	Х	Х	Х	Х	Х	Х	Х	Х	High-Z	Х
Output Disable	L	Н	Н	Х	Х	Х	Х	Х	Х	High-Z	Х
Write (Program/Erase)	L	Н	L	Ao	A 1	A ₂	Аз	A 6	A 9	Din	Х
Enable Sector Protection *2, *4	L	VID	T	L	Н	L	L	L	VID	Х	Х
Verify Sector Protection *2, *4	L	L	Н	L	Н	L	L	L	VID	Code	Х
Boot Block Sector Write Protection *5	Х	Х	Х	Х	Χ	Χ	Χ	Χ	Χ	Х	L

Legend : $L = V_{IL}$, $H = V_{IH}$, $X = V_{IL}$ or V_{IH} , T = Pulse input. See" \blacksquare ELECTRICAL CHARACTERISTICS 1.DC Characteristics" for voltage levels.

^{*1:} Manufacturer, device and extended device codes may also be accessed via a command register write sequence. See "Table 4".

^{*2:} Refer to " FUNCTIONAL DESCRIPTION Sector Protection".

^{*3:} $\overline{\text{WE}}$ can be V_{IL} if $\overline{\text{OE}}$ is V_{IL} , $\overline{\text{OE}}$ at V_{IH} initiates the write operations.

^{*4:} $Vcc = 3.3 V \pm 10\%$

^{*5:} Protect "outermost" 16 K words (8 K double words) of the boot block sectors.

Table 3 MBM29PL3200TE/BE User Bus Operations (DW/ $\overline{W} = V_{IL}$)

idate of infantar career and operations (Strive - Viz)													
Operation	CE	ΟE	WE	DQ31/A-1	Ao	A 1	A ₂	A 3	A 6	A 9	DQ ₁₅ to DQ ₀	WP	
Auto-Select Manufacturer Code *1	L	L	Н	L	L	L	L	L	L	VID	Code	Х	
Auto-Select Device Code *1	L	L	Н	L	Н	L	L	L	L	VID	Code	Х	
Extended Auto-Select Device Code *1	L	L	Н	L	Н	Н	Н	Н	L	VID	Code	Х	
Read *3	L	L	Н	A-1	A ₀	A 1	A ₂	Аз	A 6	A 9	D оит	Х	
Standby	Н	Χ	Х	Х	Χ	Χ	Χ	Χ	Χ	Χ	High-Z	Χ	
Output Disable	L	Н	Н	Х	Χ	Χ	Χ	Χ	Χ	Χ	High-Z	Х	
Write (Program/Erase)	L	Н	L	A-1	A ₀	A ₁	A ₂	Аз	A 6	A 9	Din	Х	
Enable Sector Protection *2, *4	L	VID	J	L	L	Н	L	L	L	VID	Х	Χ	
Verify Sector Protection *2, *4	L	L	Н	L	L	Н	L	L	L	VID	Code	Χ	
Boot Block Sector Write Protection *5	Χ	Χ	Х	Х	Χ	Χ	Χ	Χ	Χ	Χ	Х	L	

Legend : $L = V_{IL}$, $H = V_{IH}$, $X = V_{IL}$ or V_{IH} , T = Pulse input. See " \blacksquare ELECTRICAL CHARACTERISTICS 1.DC Characteristics for voltage levels.

^{*1:} Manufacturer, device and extended device codes may also be accessed via a command register write sequence. See "Table 4".

^{*2:} Refer to " FUNCTIONAL DESCRIPTION Sector Protection".

^{*3:} $\overline{\text{WE}}$ can be V_{IL} if $\overline{\text{OE}}$ is V_{IL} , $\overline{\text{OE}}$ at V_{IH} initiates the write operations.

^{*4:} $Vcc = 3.3 V \pm 10\%$

^{*5:} Protect "outermost" 16 K words (8 K double words) of the boot block sectors.

Table 4 MBM29PL3200TE/BE Command Definitions

			I GDIC T	ITIDITI	29PL32	.00 i L/	<u> </u>	iiiiaii					İ	
Command Sequence		Bus Write Cycles	First Write		Second Write		Third Write		Fourth Read/\ Cyc	Write	Fifth Write	Cycle	Sixth Write	
		Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset		1	XXXh	F0h		—			—	—				
Read/Reset	DW	3	555h	AAh	2AAh	55h	555h	F0h	RA	RD				
Read/Reset	W	3	AAAh	AAn	555h	5511	AAAh	FUII	KA	KD				_
Autopologi	DW	3	555h	AAh	2AAh	55h	555h	90h						
Autoselect	W	3	AAAh	AAII	555h	3311	AAAh	9011						
Drogram	DW	4	555h	AAh	2AAh	55h	555h	A0h	PA	PD				
Program	W	4	AAAh	AAn	555h	5511	AAAh	Aun	PA	PD				_
Chin Eroso	DW 6 555h AAh 2AAh 55h		555h	80h	555h	AAh	2AAh	55h	555h	10h				
Chip Erase	W	0	AAAh	AAn	555h	5511	AAAh	OUII	AAAh	AAn	555h	5511	AAAh	TON
Sector Erase	rase DW W	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	SA	30h
Secioi Liase	W	U	6 AAAh AA		555h	3311	AAAh	0011	AAAh	7711	555h	3311	37	3011
Erase Susper	nd	1	XXXh	B0h									_	
Erase Resum	е	1	XXXh	30h										
Set to	DW	3	555h	AAh	2AAh	55h	555h	20h						
Fast Mode	W	3	AAAh	7711	555h	3311	AAAh	2011						
Fast	DW	2	XXXh	A0h	PA	PD								
Program *1	W		XXXh	Aon	1 /	וו								
Reset from	DW	2	XXXh	90h	XXXh	*4								
Fast Mode *1	W		XXXh	3011	XXXh	F0h								
Temporary	DW		555h		2AAh		555h	- 01	2000	0.41				
Unprotection Enable	W	4	AAAh	AAh	555h	55h	AAAh	E0h	XXXh	01h				_
Temporary	DW		555h		2AAh		555h		2004					
Unprotection Disable	W	4	AAAh	AAh	555h	55h	AAAh	E0h	XXXh	00h				_
Query *2	DW	1	55h	98h										
Query	W	'	AAh	9011										
Hi-ROM	DW	3	555h	AAh	2AAh	55h	555h	88h						
Entry	W	3	AAAh	AAII	555h	3311	AAAh	0011						
Hi-ROM	DW	4	555h	AAh	2AAh	55h	555h	A0h	(HRA)	PD				
Program *3	W		AAAh	~~!!	555h	3311	AAAh	AUII	PA	ט יו				
Hi-ROM	DW	4	555h	AAh	2AAh	55h	555h	90h	XXXh	00h				
Exit *3	W	4	AAAh	AAII	555h	3311	AAAh	9011	^^^1	UUII				

DW: Double Word

W: Word

- *1: This command is valid while Fast Mode.
- *2: The valid addresses are A₆ to A₀.
- *3: This command is valid while Hi-ROM mode.
- *4: The data "00h" is also acceptable.
- Notes: Address bits A₁₉ to A₁₁ = X = "H" or "L" for all address commands except Program Address (PA), and Sector Address (SA).
 - Bus operations are defined in "Tables 2 and 3".
 - RA = Address of the memory location to be read
 - PA = Address of the memory location to be programmed Addresses are latched on the falling edge of the write pulse.
 - SA = Address of the sector to be erased. The combination of A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂ will uniquely select any sector.
 - RD = Data read from location RA during read operation.
 - PD = Data to be programmed at location PA. Data is latched on the falling edge of write pulse.
 - HRA = Address of the Hi-ROM area Word Mode : 000000h to 000100h

Double Word Mode: 000000h to 000080h

The system should generate the following address patterns:

DW (Double Word) Mode : 555h or 2AAh to addresses A_{10} to A_{0} W (Word) Mode : AAAh or 555h to addresses A_{10} to A_{0} , and A_{-1}

• Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

Table 5.1 MBM29PL3200TE Sector Protection Verify Autoselect Codes

Туре		A19 to A12	A 6	Аз	A 2	A 1	Ao	A -1 *1	Code (HEX)
Manufacture's Cod	de	Х	VIL	VIL	VIL	VIL	Vıl	VIL	04h
	Word							VIL	227Eh
Device Code	Double Word	X	VIL	VIL	VIL	VIL	VIH	Х	222227Eh
_	Word							VIL	2203h
Extended Device	Double Word	X	VIL	VIH	ViH	ViH	VıL	Х	22222203h
Code ^{*4}	Word							VIL	2201h
	Double Word	X	VIL	ViH	ViH	ViH	ViH	Х	22222201h
Sector Protection		Sector Addresses	Vıl	VıL	VIL	ViH	VIL	Vıl	01h *²
Temporary Sector Unprotection		Х	VıL	VIL	VıL	VIH	VIH	Vıl	01h *³

^{*1:} A-1 is for Word mode. In word mode, DQ16 to DQ30 become "High-Z" and DQ31 becomes the lowest address "A-1".

Therefore the system may continue reading out these Extended Device Codes of the address of 0Eh (at word mode, 1Ch), as well as at 0Fh (at Word mode, 1Eh).

^{*2 :} Outputs 01h at protected sector addresses and outputs 00h at unprotected sector addresses.

^{*3 :} Outputs 01h at Temporary Sector Unprotection and outputs 00h at Non Temporary Sector Unprotection.

^{*4:} At Double Word mode, a read cycle at address 01h (at word mode, 02h) outputs device code, when 2222227Eh(at word mode, 227Eh) is output, it indicates that two additional codes, called Extended Device codes, will be required.

Table 5.2 Expanded Autoselect Code

Туре)	Code	DQ ₃₁	DQ ₃₀	DQ 29	DQ ₂₈	DQ ₂₇	DQ ₂₆	DQ ₂₅	DQ ₂₄	DQ ₂₃	DQ 22	DQ ₂₁	DQ ₂₀	DQ ₁₉	DQ ₁₈	DQ 17	DQ ₁₆
Manufact er's Code	ur-	04h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Device	(W)	227Eh	A-1	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ
Code	(DW)	2222 227Eh	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0
	(W)	2203h	A -1	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ
Extended Device	(DW)	2222 2203h	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0
Code	(W)	2201h	A-1	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ
	(DW)	2222 2201h	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0
Sector Protection	า*	01h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Temporary Sector Unprotection*		01h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Туре		DQ ₁₅	DQ ₁₄	DQ ₁₃	DQ ₁₂	DQ ₁₁	DQ ₁₀	DQ ₉	DQ ₈	DQ ₇	DQ ₆	DQ ₅	DQ ₄	DQ ₃	DQ ₂	DQ ₁	DQ ₀
Manufacturer's C	ode	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Device Code (W)		0	0	1	0	0	0	1	0	0	1	1	1	1	1	1	0
Device Code	(DW)	0	0	1	0	0	0	1	0	0	1	1	1	1	1	1	0
	(W)	0	0	1	0	0	0	1	0	0	0	0	0	0	0	1	1
Extended	(DW)	0	0	1	0	0	0	1	0	0	0	0	0	0	0	1	1
Device Code	(W)	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	1
	(DW)	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	1
Sector Protection*		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Temporary Sector Unprotection*		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

HZ: High-Z
(W): Word mode
(DW): Double Word mode

 $^{^{\}star}$: In Word mode, DQ16 to DQ30 become "High-Z" and DQ31 becomes lowest address "A-1".

Table 5.3 MBM29PL3200BE Sector Protection Verify Autoselect Codes

Туре		A19 to A12	A 6	A 3	A ₂	A 1	Ao	A -1 *1	Code (HEX)
Manufacture's Cod	de	Х	VIL	Vıl	VIL	VIL	Vıl	VIL	04h
	Word							VIL	227Eh
Device Code	Double Word	Х	VIL	VIL	VIL	VIL	ViH	Х	222227Eh
Extended Device	Word							VIL	2203h
	Double Word	Х	VIL	Viн	ViH	ViH	VIL	Х	22222203h
Code *4	Word							VIL	2200h
	Double Word	Х	VIL	ViH	ViH	ViH	ViH	Х	22222200h
Sector Protection		Sector Addresses	VıL	VIL	VIL	ViH	VIL	Vıl	01h *²
Temporary Sector Unprotection		Х	VIL	VıL	VIL	ViH	ViH	VIL	01h *³

^{*1:} A-1 is for Word mode. In word mode, DQ16 to DQ30 become "High-Z" and DQ31 becomes the lowest address "A-1".

^{*2 :} Outputs 01h at protected sector addresses and outputs 00h at unprotected sector addresses

^{*3:} Outputs 01h at Temporary Sector Unprotection and outputs 00h at Non Temporary Sector Unprotection

^{*4 :} At Double Word mode, a read cycle at address 01h (at Word mode, 02h) outputs device code. When 2222227Eh (at Word mode, 227Eh) is output, it indicates that two additional codes, called Extended Device codes, will be required. Therefore the system may continue reading out the Extended Device codes at the address of 0Eh (at word mode, 1Ch), as well as at 0Fh (at word mode, 1Eh).

Table 5.4 Expanded Autoselect Code

Туре	;	Code	DQ ₃₁	DQ ₃₀	DQ 29	DQ ₂₈	DQ ₂₇	DQ ₂₆	DQ ₂₅	DQ ₂₄	DQ ₂₃	DQ 22	DQ ₂₁	DQ ₂₀	DQ ₁₉	DQ ₁₈	DQ 17	DQ ₁₆
Manufact Code	urer's	04h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Device	(W)	227Eh	A-1	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ
Code	(DW)	2222 227Eh	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0
	(W)	2203h	A-1	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ
Extended Device	(DW)	2222 2203h	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0
Code	(W)	2200h	A-1	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ
	(DW)	2222 2200h	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0
Sector Protection*		01h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Temporary Sector Unprotection*		01h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Туре		DQ ₁₅	DQ ₁₄	DQ ₁₃	DQ ₁₂	DQ ₁₁	DQ ₁₀	DQ ₉	DQ8	DQ ₇	DQ ₆	DQ ₅	DQ ₄	DQ ₃	DQ ₂	DQ ₁	DQ_0
Manufacturer's C	ode	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Device Code (W)		0	0	1	0	0	0	1	0	0	1	1	1	1	1	1	0
Device Code	(DW)	0	0	1	0	0	0	1	0	0	1	1	1	1	1	1	0
	(W)	0	0	1	0	0	0	1	0	0	0	0	0	0	0	1	1
Extended	(DW)	0	0	1	0	0	0	1	0	0	0	0	0	0	0	1	1
Device Code	(W)	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0
	(DW)	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0
Sector Protection)*	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Temporary Sector Unprotection*		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

HZ: High-Z
(W): Word mode

(DW) : Double Word mode

^{*:} In Word mode, DQ16 to DQ30 become "High-Z" and DQ31 becomes lowest address "A-1".

Table 6 Sector Address (MBM29PL3200TE)

			Se	ctor A	Addre	ess			Sector		
Sector	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Size (K words/ Double K words)	(×16) Address Range	(×32) Address Range
SA0	0	0	0	0	Х	Χ	Х	Χ	128/64	000000h to 01FFFFh	00000h to 0FFFFh
SA1	0	0	0	1	Х	Χ	Х	Χ	128/64	020000h to 03FFFFh	10000h to 1FFFFh
SA2	0	0	1	0	Х	Χ	Х	Χ	128/64	040000h to 05FFFFh	20000h to 2FFFFh
SA3	0	0	1	1	Х	Χ	Х	Х	128/64	060000h to 07FFFFh	30000h to 3FFFFh
SA4	0	1	0	0	Χ	Χ	Χ	Χ	128/64	080000h to 09FFFFh	40000h to 4FFFFh
SA5	0	1	0	1	Χ	Χ	Χ	Χ	128/64	0A0000h to 0BFFFFh	50000h to 5FFFFh
SA6	0	1	1	0	Χ	Χ	Χ	Χ	128/64	0C0000h to 0DFFFFh	60000h to 6FFFFh
SA7	0	1	1	1	Χ	Χ	Χ	Х	128/64	0E0000h to 0FFFFh	70000h to 7FFFFh
SA8	1	0	0	0	Х	Χ	Х	Χ	128/64	100000h to 11FFFFh	80000h to 8FFFFh
SA9	1	0	0	1	Χ	Χ	Χ	Х	128/64	120000h to 13FFFFh	90000h to 9FFFFh
SA10	1	0	1	0	Χ	Х	Х	Х	128/64	140000h to 15FFFFh	A0000h to AFFFFh
SA11	1	0	1	1	Χ	Χ	Χ	Х	128/64	160000h to 17FFFFh	B0000h to BFFFFh
SA12	1	1	0	0	Χ	Χ	Χ	Х	128/64	180000h to 19FFFFh	C0000h to CFFFFh
SA13	1	1	0	1	Χ	Χ	Χ	Х	128/64	1A0000h to 1BFFFFh	D0000h to DFFFFh
SA14	1	1	1	0	Χ	Χ	Χ	Х	128/64	1C0000h to 1DFFFFh	E0000h to EFFFFh
SA15	1	1	1	1	0	000 t	o 101	1	96/48	1E0000h to 1F7FFFh	F0000h to FBFFFh
SA16	1	1	1	1	1	1	0	0	8/4	1F8000h to 1F9FFFh	FC000h to FEFFFh
SA17	1	1	1	1	1	1	0	1	8/4	1FA000h to 1FBFFFh	FD000h to FDFFFh
SA18	1	1	1	1	1	1	1	Χ	16/8	1FC000h to 1FFFFFh	FE000h to FFFFFh

Note : The address range is A_{19} to A_{-1} if in word mode (DW/ $\overline{W} = V_{1L}$).

The address range is A_{19} to A_0 if in double word mode (DW/ $\overline{W} = V_{IH}$).

Table 7 Sector Address (MBM29PL3200BE)

	Sector Address								Sector	5111201 2020022)		
Sector	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Size (K words/ Double K words)	(× 16) Address Range	(× 32) Address Range	
SA0	0	0	0	0	0	0	0	Χ	16/8	000000h to 003FFFh	00000h to 01FFFh	
SA1	0	0	0	0	0	0	1	0	8/4	004000h to 005FFFh	02000h to 02FFFh	
SA2	0	0	0	0	0	0	1	1	8/4	006000h to 007FFFh	03000h to 03FFFh	
SA3	0	0	0	0	0	100 to	o 111	1	96/48	008000h to 01FFFFh	04000h to 0FFFFh	
SA4	0	0	0	1	Х	Χ	Χ	Χ	128/64	020000h to 03FFFFh	10000h to 1FFFFh	
SA5	0	0	1	0	Х	Χ	Χ	Χ	128/64	040000h to 05FFFFh	20000h to 2FFFFh	
SA6	0	0	1	1	Х	Χ	Χ	Χ	128/64	060000h to 07FFFFh	30000h to 3FFFFh	
SA7	0	1	0	0	Х	Χ	Χ	Χ	128/64	080000h to 09FFFFh	40000h to 4FFFFh	
SA8	0	1	0	1	Х	Χ	Χ	Χ	128/64	0A0000h to 0BFFFFh	50000h to 5FFFFh	
SA9	0	1	1	0	Х	Χ	Χ	Χ	128/64	0C0000h to 0DFFFFh	60000h to 6FFFFh	
SA10	0	1	1	1	Х	Χ	Χ	Χ	128/64	0E0000h to 0FFFFh	70000h to 7FFFFh	
SA11	1	0	0	0	Χ	Χ	Χ	Χ	128/64	100000h to 11FFFFh	80000h to 8FFFFh	
SA12	1	0	0	1	Χ	Χ	Χ	Χ	128/64	120000h to 13FFFFh	90000h to 9FFFFh	
SA13	1	0	1	0	Χ	Χ	Χ	Χ	128/64	140000h to 15FFFFh	A0000h to AFFFFh	
SA14	1	0	1	1	Х	Χ	Χ	Χ	128/64	160000h to 17FFFFh	B0000h to BFFFFh	
SA15	1	1	0	0	Χ	Χ	Χ	Χ	128/64	180000h to 19FFFFh	C0000h to CFFFFh	
SA16	1	1	0	1	Χ	Χ	Χ	Χ	128/64	1A0000h to 1BFFFFh	D0000h to DFFFFh	
SA17	1	1	1	0	Χ	Χ	Χ	Χ	128/64	1C0000h to 1DFFFFh	E0000h to EFFFFh	
SA18	1	1	1	1	Х	Χ	Χ	Χ	128/64	1E0000h to 1FFFFh	F0000h to FFFFFh	

Note: The address range is A_{19} to A_{-1} if in word mode (DW/ $\overline{W}=V_{IL}$). The address range is A_{19} to A_0 if in double word mode (DW/ $\overline{W}=V_{IH}$).

Table 8 Common Flash Memory Interface Code

A ₆ to A ₀	DQ ₁₅ to DQ ₀	Description
10h 11h 12h	0051h 0052h 0059h	Query-unique ASCII string "QRY"
13h 14h	0002h 0000h	Primary OEM Command Set 2h : AMD/FJ standard type
15h 16h	0040h 0000h	Address for Primary Extended Table
17h 18h	0000h 0000h	Alternate OEM Command Set (00h = not applicable)
19h 1Ah	0000h 0000h	Address for Alternate OEM Extended Table
1Bh	0027h	Vcc Min (write/erase) D7-4:1 V, D3-0:100 mV
1Ch	0036h	Vcc Max (write/erase) D7-4:1 V, D3-0:100 mV
1Dh	0000h	V _{PP} Min voltage
1Eh	0000h	V _{PP} Max voltage
1Fh	0004h	Typical timeout per single byte/word write (2 ^N μs)
20h	0000h	Typical timeout for Min size buffer write $(2^N \mu s)$
21h	000Ah	Typical timeout per individual block erase (2 ^N ms)
22h	0000h	Typical timeout for full chip erase (2 ^N ms)
23h	0005h	Max timeout for byte/word write $(2^N \times \text{typical time})$
24h	0000h	Max timeout for buffer write $(2^N \times \text{typical time})$
25h	0006h	Max timeout per individual block erase (2 ^N × typical time)
26h	0000h	Max timeout for full chip erase $(2^N \times \text{typical time})$
27h	0016h	Device Size = 2 ^N byte
28h 29h	0005h 0000h	Flash Device Interface description
2Ah 2Bh	0000h 0000h	Max number of bytes in multi-byte write = 2 ^N
2Ch	0004h	Number of Erase Block Regions within device

A ₆ to A ₀	DQ ₁₅ to DQ ₀	Description
2Dh 2Eh 2Fh 30h	0000h 0000h 0080h 0000h	Erase Block Region 1 Information Bit0 to 15: y = Number of sectors Bit16 to 31: z = Size (Z × 256 Byte)
31h 32h 33h 34h	0001h 0000h 0040h 0000h	Erase Block Region 2 Information Bit0 to 15: y = Number of sectors Bit16 to 31: z = Size (Z × 256 Byte)
35h 36h 37h 38h	0000h 0000h 0000h 0003h	Erase Block Region 3 Information Bit0 to 15: y = Number of sectors Bit16 to 31: z = Size (Z × 256 Byte)
40h 41h 42h	0050h 0052h 0049h	Query-unique ASCII string "PRI"
43h	0031h	Major version number, ASCII
44h	0033h	Minor version number, ASCII
45h	0000h	Address Sensitive Unlock 00h = Required 01h = Not Required
46h	0002h	Erase Suspend 00h = Not Supported 01h = To Read Only 02h = To Read & Write
47h	0001h	Sector Protection 00h = Not Supported X = Number of sectors per group
48h	0001h	Sector Temporary Unprotection 00h = Not Supported 01h = Supported
49h	0003h	Sector Protection Algorithm
4Ah	0000h	00h = Not Supported, X = Total number of sectors in all Banks except Bank 1
4Bh	0000h	Burst Mode Type 00h = Not Supported
4Ch	0002h	Page Mode Type 00h = Not Supported

(Continued)

(Continued)

A ₆ to A ₀	DQ ₁₅ to DQ ₀	Description
4Dh	00B5h	ACC (Acceleration) Supply Minimum 00h = Not Supported, D7-4: 1 V, D3-0: 100 mV
4Eh	00C5h	ACC (Acceleration) Supply Maximum 00h = Not Supported, D7-4: 1 V, D3-0: 100 mV
4Fh	00XXh	Boot Type 02h = MBM29PL3200BE 03h = MBM29PL3200TE

Note: DQ_{31} to DQ_{16} = "0000h"

■ FUNCTIONAL DESCRIPTION

Read Mode

The device has two control functions which must be satisfied in order to obtain data at the outputs. \overline{CE} is the power control and should be used for device selection. \overline{OE} is the output control and should be used to gate data to the output pins when a device is selected.

Address access time (tacc) is equal to the delay from stable addresses to valid output data. The chip enable access time (tce) is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time(toe) is the delay from the falling edge of \overline{OE} to valid data at the output pins (assuming the addresses have been stable prior to tacc – toe time). When reading out data without changing addresses after power-up, it is necessary to input hardware reset or to change \overline{CE} pin from "H" to "L".

Page Mode Read

The device is capable of fast Page mode read and compatible with the Page mode Mask ROM read operation. This mode provides faster read access speed for random locations within a page. The Page size of the device is 8 words, or 4 double words, within the appropriate Page being selected by the higher address bits A₁₉ to A₂ and the LSB bits A₁, A₀ (in double word mode) and A₁ to A₋₁ (in word mode) determining the specific double word/word within that page. This is an asynchronous operation with the microprocessor supplying the specific double word or word location.

The random or initial page access is equal to t_{ACC} and subsequent Page read access (as long as the locations specified by the microprocessor fall within that Page) is equivalent to t_{PACC} . Here again, \overline{CE} selects the device and \overline{OE} is the output control and should be used to gate data to the output pins if the device is selected. Fast Page mode accesses are obtained by keeping A_{19} to A_{2} constant and changing A_{1} and A_{0} to select the specific double word, or changing A_{1} to select the specific word within that page. See "Figure 5.2" for timing specifications.

Standby Mode

The device has CMOS standby mode ($\overline{\text{CE}}$ input held at $V_{\text{CC}} \pm 0.3 \text{ V.}$), when the current consumed is less than 50 μ A. In the standby mode, the output pins are in a high impedance state, independent of $\overline{\text{OE}}$ input.

During Embedded Algorithm operation, Vcc Active current (Icc2) is required even if \overline{CE} = "H". The device can be read with standard access time (Icc2) from either of these standby modes.

In the standby mode, the output pins are in the high impedance state, independent of $\overline{\text{OE}}$ input.

Automatic Sleep Mode

Automatic sleep mode lower consumption during read-out of the device data. This mode can be useful for applications such as a handy terminal that requires low power consumption.

To activate this mode, the device automatically switches itself to low power mode when addresses remain stable during access time of 150 ns. It is not necessary to control \overline{CE} , \overline{WE} and \overline{OE} in this mode. In this mode, the current consumed is typically 50 μ A (CMOS Level).

Since the data are latched during this mode, they are read out continuously. If the addresses are changed, this mode is canceled automatically, and the device reads the data for changed addresses.

Output Disable

With the \overline{OE} input is at a logic high level (V_{IH}), output from the device is disabled. This will put the output pins in a high impedance state.

Autoselect

The autoselect mode allows the reading out of a binary code from the device and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force V_{ID} on address pin A_9 . Three identifier words may then be sequenced from the device outputs by toggling address A_0 and A_1 from V_{IL} to V_{IH} . All addresses are DON'T CAREs except A_6 , A_3 , A_2 , A_1 , and A_0 (A_{-1}). (See "Tables 2 and 3".)

The manufacturer and device codes may also be read via the command register, for instance when the device is erased or programmed in a system without access to high voltage on the A₉ pin. The command sequence is illustrated in "Table 4". (Refer to "**COMMAND DEFINITIONS** Autoselect Command".)

A read cycle from address 00h returns the manufacturer's code (Fujitsu = 04h). A read cycle from address 01h, 0Eh to 0Fh returns the device code. (See "Tables 5.1 to 5.4".)

In order to determine which sectors are write protected, A_1 must be at V_{IH} while running through the sector addresses; if the selected sector is protected, a logical '1' will be output on DQ_0 ($DQ_0 = 1$).

Write

The device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing \overline{WE} to V_{IL} , while \overline{CE} is at V_{IL} and \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{WE} or \overline{CE} , whichever happens later, while data is latched on the rising edge of \overline{WE} or \overline{CE} , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Sector Protection

The device has hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 18). The sector protection feature is enabled using programming equipment at the user's site. The device is shipped with all sectors unprotected.

To activate this mode, the programming equipment must force V_{ID} on address pin A_9 and control pin \overline{OE} , $\overline{CE} = V_{IL}$, $A_6 = A_3 = A_2 = A_0 = V_{IL}$, $A_1 = V_{IH}$. The sector address pins (A_{19} , A_{18} , A_{17} , A_{16} , A_{15} , A_{14} , A_{13} , and A_{12}) should be set to the sector to be protected. Tables 6 and 7 define the sector address for each of the nineteen (19) individual sectors. Programming of the protection circuitry begins on the falling edge of the \overline{WE} pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the \overline{WE} pulse. See "Figures 15 and 21" for sector protection waveforms and algorithms.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A_9 with \overline{CE} and \overline{OE} at V_{IL} and \overline{WE} at V_{IH} . Scanning the sector addresses (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂) while (A₆, A₃, A₂, A₁, A₀) = (0, 0, 0, 1, 0) will produce a logical "1" at device output DQ₀ for a protected sector. Otherwise the device will read 00h for an unprotected sector. In this mode, the lower order address, except for A₀, A₁, A₂, A₃ and A₆ are DON'T CAREs. Address locations with A₁ = V_{IL} are reserved for Autoselect manufacturer and device codes. A₋₁ requires to V_{IL} in word mode.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02h, where the higher order address pins (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂) represents the sector address will produce a logical "1" at DQ₀ for a protected sector. See "Tables 5.1 to 5.4" for Autoselect codes.

Temporary Sector Unprotection

This feature allows temporary unprotection of previously protected sectors of the device in order to change data. The Sector Unprotection mode is activated by the command register. In this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the mode is taken away using the command register, all previously protected sectors will be protected again. (See "Figure 22".)

Boot Block Sector Protection

The Write Protection function provides a hardware method of protecting certain "outermost" 16 K word (\times 16 mode) sector without using V_{ID} .

If the system asserts V_{IL} on the \overline{WP} pin, the device disables program and erase functions in the "outermost" 16 K word sector independently of whether this sector was protected or unprotected using the method described in "Sector Protection/Unprotection". The outermost 16 K word sector is the highest addresses in MBM29PL3200TE, or the lowest addresses in MBM29PL3200BE.

(MBM29PL3200TE: SA18, MBM29PL3200BE: SA0)

If the system asserts V_{IL} on the $\overline{\text{WP}}$ pin, the device reverts to whether the outermost 16 K word sector was last set to be protected or unprotected. That is, sector protection or unprotection for this sector depends on whether this was last protected or unprotected using the method described in "Sector protection/unprotection".

Accelerated Program Operation

The device offers accelerated program operation which enables high-speed programming. If the system asserts VACC to the ACC pin, the device automatically enters the acceleration mode and the time required for program operation will reduce to about 60%. This function is primarily intended to allow high-speed programming, so caution is needed as the sector group will temporarily be unprotected.

The system would use a fast program command sequence when programming during acceleration mode. Set command to fast mode and reset command from fast mode are not necessary. When the device enters the acceleration mode, the device is automatically set to fast mode. Therefore, the present sequence could be used for programming and detection of completion in acceleration mode.

Removing Vacc from the ACC pin returns the device to normal operation. Do not remove Vacc from the ACC pin while programming. See "Figure 16".

Double Word/Word Configuration

DW/W pin selects double word (32-bit) mode or word (16-bit) mode for the device. When this pin is driven high, the device operates in the double word (32-bit) mode. Data is read and programmed at DQ₃₁ to DQ₀. When this pin is driven low, the device operates in word (16-bit) mode. In this mode, the DQ₃₁/A-₁ pin becomes the lowest address bit, and DQ₃₀ to DQ₁₆ bits are tri-stated. However, the command bus cycle is always an 16-bit operation and hence commands are written at DQ₁₅ to DQ₀ and DQ₃₁ to DQ₁₆ bits are ignored. Refer to "Figures 12, 13 and 14" for the timing diagram.

■ COMMAND DEFINITIONS

The device operations are selected by writing specific address and data sequences into the command register. Table 4 defines the valid register command sequences. Note that the Erase Suspend (B0h) and Erase Resume (30h) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Note that commands are always written at DQ₇ to DQ₀ and DQ₃₁ to DQ₈ bits are ignored.

Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits ($DQ_5 = 1$) to Read/Reset mode, the Read/Reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the command register contents are altered.

The device will automatically power-up in the Read/Reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the "2. AC Characteristics" "(1) Read Only Operations Characteristics" of Electrical Characteristics and "TIMING DIAGRAM" for specific timing parameters.

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, both manufacture and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A₉ to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register. Following the command write, a read cycle from address XX00h retrieves the manufacture code of 04h. A read cycle at address XX01h (XX02h for Word mode) returns 2222227Eh (227Eh for Word mode) indicating that this device uses an extended device code. The successive read cycle from XX0Eh (XX1Ch for Word mode) to XX0Fh (XX1Eh for Word mode) returns this extended device code for this device. (See "Tables 5.1 to 5.4".)

The sector state (protection or unprotection) will be indicated by address XX02h for \times 32 (XX04h for \times 16). Scanning the sector addresses (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂) while (A₆, A₃, A₂, A₁, A₀) = (0, 0, 0, 1, 0) will produce a logical "1" at device output DQ₀ for a protected sector. The programming verification should perform margin mode verification on the protected sector. (See "Tables 2 and 3".)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register.

To execute the Autoselect command during the operation, Read/Reset command sequence must be written before the Autoselect command.

Word/Double Word Programming

The device is programmed on a word-by-word (or double word-by-double word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of \overline{CE} or \overline{WE} , whichever happens later, and the data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever happens first. The rising edge of the last \overline{CE} or \overline{WE} (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin. (See "Figures 6 and 7".)

The <u>system</u> can determine the status of the program operation by using DQ₇ (Data Polling), or DQ₆ (Toggle Bit). The Data Polling and Toggle Bit must be performed at the memory location which is being programmed.

The automatic programming operation is completed when the data on DQ_7 is equivalent to data written to this bit. Then, the device return to the read mode and addresses are no longer latched. (See "Table 9", Hardware Sequence Flags.) Therefore, the device requires that a valid address be supplied by the system at this time. Hence, \overline{Data} Polling must be performed at the memory location which is being programmed.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from Read/Reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

"Figure 17" illustrates the Embedded Program™ Algorithm using typical command strings and bus operations.

Chip Erase

Chip erase is a six-bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence, the device will automatically program and verify the entire memory for an all-zero data pattern prior to electrical erase (Preprogram Function). The system is not required to provide any controls or timings during these operations.

The system can determine the status of the erase operation by using DQ_7 (\overline{Data} Polling), or DQ_6 (Toggle Bit). The chip erase begins on the rising edge of the last \overline{CE} or \overline{WE} , whichever happens first in the command sequence and terminates when the data on DQ_7 is "1" (See "Write Operation Status"), at which time the device returns to the read mode.

Chip Erase Time = Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

"Figure 18" illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of \overline{CE} or \overline{WE} , whichever happens later, while the command (Data = 30h) is latched on the rising edge of \overline{CE} or \overline{WE} , whichever happens first. After time-out of "t_{TOW}" from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on "Table 4". This sequence is followed with writes of the Sector Erase command (30h) to addresses in other sectors desired to be concurrently erased. The time between writes must be less than " t_{TOW} ". Otherwise that command will not be accepted and erasure will not start. It is recommended that processor interrupts be disabled during this time to guarantee such a condition. The interrupts can be reoccur after the last Sector Erase command is written. A time-out of " t_{TOW} " from the rising edge of last \overline{CE} or \overline{WE} , whichever happens first, will initiate the execution of the Sector Erase command (s). If another falling edge of \overline{CE} or \overline{WE} , whichever happens first, occurs within the " t_{TOW} " time-out window, the timer is reset. (Monitor DQ_3 to determine if the sector erase timer window is still open; see " DQ_3 ", Sector Erase Timer.) Resetting the device ones execution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to "Write Operation Status" for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 19).

Sector erase does not require the user to program the device prior to erase. The device automatically programs all memory locations in the sector (s) to be erased prior to electrical erase (Preprogram function). When erasing a sector or sectors, the rest remain unaffected. The system is not required to provide any controls or timings during these operations.

The system can determine the status of the erase operation by using DQ₇ (Data Polling) or DQ₆ (Toggle Bit).

The sector erase begins after the "trow" time out from the rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever happens first ,for the last sector erase command pulse and terminates when the data on DQ₇ is "1" (See "Write Operation Status"), at which time the device returns to the read mode. Data polling and Toggle Bit must be performed at an address within any of the sectors being erased.

Multiple Sector Erase Time = [Sector Erase Time + Sector Program Time (Preprogramming)] \times Number of Sector Erase.

Erase Suspend/Resume

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then reads data from or programs to a sector not being erased. Erase Suspend command is applicable ONLY during the Sector Erase operation, which includes the time-out period for sector erase. Writing the Erase Suspend command (B0h) during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command (30h) resumes the erase operation. The addresses are "DON'T CAREs" when writing the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of " t_{SPD} " to suspend the erase operation. When the device has entered the erase-suspended mode, the DQ_7 bit will be at logic "1" and DQ_6 will stop toggling. The user must use the address of the erasing sector for reading DQ_6 and DQ_7 to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the device defaults to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Reading successively from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ₂ to toggle. (See "DQ₂".)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, it is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Reading successively from the erase-suspended sector while the device is in the erase-suspend-program mode will cause DQ_2 to toggle. The end of the erase-suspended Program operation is detected by the \overline{D} ata polling of DQ_7 or by the Toggle Bit I (DQ_6), which is the same as the regular Program operation. Note that DQ_7 must be read from the Program address while DQ_6 can be read from any address.

To resume the operation of Sector Erase, the Resume command (30h) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Extended Command

(1) Fast Mode

The device has a Fast Mode function. It dispenses with the initial two unlock cycles required in the standard program command sequence by writing a Fast Mode command into the command register. In this mode, the required bus cycle for programming consists of two bus cycles instead of four in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting from the fast mode. To exit this mode, it is necessary to write a Fast Mode Reset command into the command register. (Refer to "Figure 23".) The Vcc active current is required even if $\overline{CE} = Vid Uring Fast Mode$.

(2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycle operation. The Embedded Program Algorithm is executed by writing a program set-up command (A0h) and data write cycles (PA/PD). (Refer to "Figure 23".)

(3) CFI (Common Flash Memory Interface)

The CFI (Common Flash Memory Interface) specification outlines the device and host system software interrogation handshake which allows specific vendor-specified software algorithms to be used for entire families of the device. This allows device-independent, JEDEC ID-independent, and forward-and backward-compatible software support for the specified flash device families. Refer to CFI specification in detail.

The operation is initiated by writing the query command (98h) into the command register. Following the command write, a read cycle from specific address retrieves device information. Please note that output data of upper byte (DQ₁₅ to DQ₈) is "0" in word mode (16 bit) read. Refer to the CFI code table ("Table 8") . To terminate operation, it is necessary to write the Read/Reset command sequence into the register.

Hidden ROM (Hi-ROM) Region

The Hi-ROM feature provides a Flash memory region that the system may access through a new command sequence. This is primarily intended for customers who wish to use an Electronic Serial Number (ESN) in the device with the ESN protected against modification. Once the Hi-ROM region is protected, any further modification of that region is impossible. This ensures the security of the ESN once the product is shipped to the field.

The Hi-ROM region is 512 words in length. After the system has written the Enter Hi-ROM command sequence, the system may read the Hidden ROM region by using device addresses A₇ to A₀ (A₁₁ to A₈ are "00", A₁₉ to A₁₂ are don't care). This mode of operation continues until the system issues the Exit Hi-ROM command sequence, or until power is removed from the device. On power-up, the device reverts to sending commands to the address.

Hidden ROM (Hi-ROM) Entry Command

The device has a Hidden ROM area with One Time Protect function. This area is to enter the security code and to unable the change of the code once set. Program is possible in this area until it is protected. However, once it is protected, it is impossible to unprotect, so please use this with caution.

Hidden ROM area is 512 words. This area is normally the "outermost" 16 K word boot block area. Therefore, write the Hidden ROM entry command sequence to enter the Hidden ROM area. It is called Hidden ROM mode when the Hidden ROM area appears.

Hidden ROM (Hi-ROM) Program Command

To program the data to the Hidden ROM area, write the Hidden ROM program command sequence during Hidden ROM mode. This command is the usual same as the program command except writing the command during Hidden ROM mode. Therefore the detection of completion method is the same as in the past, using the DQ $_7$ data polling, and DQ $_6$ toggle bit. You should pay attention to the address to be programmed. Use the addresses A $_7$ to A $_9$ (A $_{11}$ to A $_8$ are "00", A $_{19}$ to A $_{12}$ are don't care) .

Hidden ROM (Hi-ROM) Protect Command

The method to protect the Hidden ROM is to apply high voltage (V_{ID}) to A_{9} and \overline{OE} , set the address (A_{11} to A_{8} are "00", A_{19} to A_{12} are don't care) in the Hidden ROM area and (A_{6} , A_{3} , A_{2} , A_{1} , A_{0}) = (0, 0, 0, 1, 0), and apply the write pulse during the Hidden ROM mode. To verify the protect circuit, apply high voltage (V_{ID}) to A_{9} , specify (A_{6} , A_{3} , A_{2} , A_{1} , A_{0}) = (0, 0, 0, 1, 0) and the address in the Hidden ROM area, and read. When "1" appears on DQ₀, the protect setting is completed. "0" will appear on DQ₀ if it is not protected. Please apply write pulse agian. The same command sequence could be used for the above method because other than the Hidden ROM mode, it is the same as the sector protect previously mentioned. Please refer to "Secor Protection of FUNCTIONAL DESCRIPTION" for details of the sector protect setting.

Write Operation Status

Detailed in Table 9 are all the status flags which can determine the status of the device for the current mode operation. These bits offer a method for determining whether an Embedded Algorithm returns data of memory cells. The information on DQ_2 is address sensitive. This means that if an address from an erasing sector is consecutively read, the DQ_2 bit will toggle. However, DQ_2 will not toggle if an address from a non-erasing sector is consecutively read. This allows users to determine which sectors are in erase and which are not.

Once erase suspend is entered, address sensitivity still applies. If the address of a non-erasing sector (that is, one available for read) is provided, then stored data can be read from the device. If the address of an erasing sector (that is, one unavailable for read) is applied, the device will output its status bits.

Table 9 Hardware Sequence Flags

				-9-			
		Status	DQ ₇	DQ ₆	DQ₅	DQ₃	DQ ₂
In Progress	Embedded F	Program Algorithm	DQ ₇	Toggle	0	0	1
	Embedded E	Frase Algorithm	0	Toggle	0	1	Toggle *1
	_	Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle*1
	Erase Suspended Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	ŪQ ₇	Toggle	0	0	1 *2
	Embedded F	DQ ₇	Toggle	1	0	1	
Exceeded	Embedded E	0	Toggle	1	1	N/A	
Time Limits	Erase Suspe (Non-Erase	ŪQ ₇	Toggle	1	0	N/A	

^{*1:} Successive reads from the erasing or erase-suspend sector will cause DQ2 to toggle.

Notes: • DQ0 and DQ1 are reserve pins for future use.

- DQ4 is Fujitsu internal use only.
- DQ₁₅ to DQ₈ at Word Mode and DQ₃₁ to DQ₈ at Double Word Mode are Don't Care.

^{*2:} Reading from non-erase suspend sector address will indicate logic "1" at the DQ2 bit in the erase suspend program mode.

DQ₇

Data Polling

The device features \overline{Data} Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm, an attempt to read the device will produce a complement of data last written to DQ_7 . Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce true data last written to DQ_7 . During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ_7 output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" on DQ_7 . The flowchart for \overline{Data} Polling (DQ_7) is shown in "Figure 19".

For programming, the Data Polling is valid after the rising edge of the fourth write pulse in the four write pulse sequence.

For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth write pulse in the six write pulse sequence. Data Polling must be performed at the sector address of sectors being erased, not protected sectors. Otherwise, the status may become invalid.

If a program address falls within a protected sector, $\overline{\text{Data}}$ Polling on DQ₇ is active for approximately 1 µs, then that bank returns to the read mode. After an erase command sequence is written, if all sectors selected for erasing are protected, $\overline{\text{Data}}$ Polling on DQ₇ is active for approximately 400 µs, then the bank returns to read mode.

Once the Embedded Algorithm operation is close to being completed, the device data pin (DQ_7) may change asynchronously while the output enable (\overline{OE}) is asserted low. This means that the device is driving status information on DQ_7 at one instant and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ_7 output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and DQ_7 has valid data, data outputs on DQ_6 to DQ_0 may be still invalid. The valid data on DQ_7 to DQ_0 will be read on successive read attempts.

The Data Polling feature is active only during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. (See "Table 10".)

See "Figure 9" for the Data Polling timing specifications and diagrams.

DQ_6

Toggle Bit I

The device also features the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During the Embedded Program or Erase Algorithm cycle, successive attempts to read (\overline{OE} toggling) data from the device will result in DQ₆ toggling between 1 and 0. Once the Embedded Program or Erase Algorithm cycle is completed, DQ₆ will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth write pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth write pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written is protected, the toggle bit will toggle for about 1 μ s and then stop toggling with data unchanged. In erase, device will erase all selected sectors except for ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 400 μ s and then drop back into read mode, having data kept remained.

Either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggling will cause DQ6 to toggle. In addition, an Erase Suspend/Resume command will cause DQ6 to toggle.

See "Figure 10 and 20" for the Toggle Bit I timing specifications and diagrams.

DQ_5

Exceeded Timing Limits

 DQ_5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ_5 will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. \overline{Data} Polling is only operating function of device under this condition. The \overline{CE} circuit will partially power down device under these conditions (to approximately 2 mA). The \overline{OE} and \overline{WE} pins will control the output disable functions as described in "Tables 2 and 3".

The DQ_5 failure condition may also appear if a user tries to program a non-blank location without pre-erase. In this case the device locks out and never completes the Embedded Algorithm operation. Hence, the system never reads valid data on DQ_7 bit and DQ_6 never stops toggling. Once the device has exceeded timing limits, the DQ_5 bit will indicate a "1." Please note that this is not a device failure condition since the device was incorrectly used. If this occurs, reset the device with the command sequence.

DQ₃

Sector Erase Timer

After completion of the initial sector erase command sequence, sector erase time-out will begin. DQ₃ will remain low until the time-out is completed. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If \overline{Data} Polling or the Toggle Bit I indicates that a valid erase command has been written, DQ₃ may be used to determine whether the sector erase timer window is still open. If DQ₃ is high ("1"), the internally controlled erase cycle has begun; if DQ₃ is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ₃ prior to and following each subsequent Sector Erase command. If DQ₃ is high on the second status check, the command may not have been accepted.

See "Table 9"

\textbf{DQ}_2

Toggle Bit II

This toggle bit II, along with DQ6, can be used to determine whether the device is in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ_2 to toggle during the Embedded Erase Algorithm. If the device is in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ_2 to toggle. When the device is in the erase-suspended-program mode, successive reads from the non-erase suspended sector will indicate a logic "1" at the DQ_2 bit.

 DQ_6 is different from DQ_2 in that DQ_6 toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of DQ_7 , is summarized as follows:

For example, DQ_2 and DQ_6 can be used together to determine if the erase-suspend-read mode is in progress. (DQ_2 toggles while DQ_6 does not.) See also "Table 10 and 11".

Furthermore DQ₂ can also be used to determine which sector is being erased. At the erase mode, DQ₂ toggles if this bit is read from an erasing sector.

Reading Toggle Bits DQ6/DQ2

Whenever the system initially begins reading toggle bit status, it must read DQ_7 to DQ_0 at least twice in a row to determine whether a toggle bit is toggling. Typically a system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ_7 to DQ_0 on the following read cycle.

However, if, after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ_5 is high (see " DQ_5 "). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ_5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ_5 has not gone high. The system may continue to monitor the toggle bit and DQ_5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation. (Refer to "Figure 20".)

Table 10 Toggle Bit Status

Mode	DQ ₇	DQ ₆	DQ ₂
Program	DQ ₇	Toggle	1
Erase	0	Toggle	Toggle (Note)
Erase-Suspend Read (Erase-Suspended Sector)	1	1	Toggle
Erase-Suspend Program	DQ ₇	Toggle	1 (Note)

Note: Successive reads from the erasing or erase-suspend sector will cause DQ2 to toggle. Reading from non-erase suspend sector address will indicate logic "1" at the DQ2 bit.

Data Protection

The device is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power-up, the device automatically resets the internal state machine to Read mode. Also, with its control register architecture, alteration of memory contents only occurs after successful completion of the specific multi-bus cycle command sequence.

The device also incorporates several features to prevent inadvertent write cycles resulting from Vcc power-up and power-down transitions or system noise.

Low Vcc Write Inhibit

To avoid initiation of a write cycle during V_{CC} power-up and power-down, a write cycle is locked out for V_{CC} less than V_{LKO} (Min). If $V_{CC} < V_{LKO}$, the command register is disabled and all internal program/erase circuits are disabled. Under this condition, the device will reset to the read mode. Subsequent writes will be ignored until the V_{CC} level is greater than V_{LKO} . It is the user's responsibility to ensure that the control pins are logically correct to prevent unintentional writes when V_{CC} is above V_{LKO} (Min).

If the Embedded Erase Algorithm is interrupted, the intervened erasing sector (s) is (are) not valid.

Write Pulse "Glitch" Protection

Noise pulses of less than 3 ns (typical) on \overline{OE} , \overline{CE} , or \overline{WE} will not initiate a write cycle.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$, or $\overline{WE} = V_{IH}$. To initiate a write cycle, \overline{CE} and \overline{WE} must be "L" while \overline{OE} is a logical one.

Power-up Write Inhibit

Power-up of the device with $\overline{WE} = \overline{CE} = V_{IL}$ and $\overline{OE} = V_{IH}$ will not accept commands on the rising edge of \overline{WE} . The internal state machine is automatically reset to read mode on power-up.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol R		ing	Unit
raiametei	Syllibol	Min	Max	Oille
Storage Temperature	Tstg	– 55	+125	°C
Ambient Temperature with Power Applied	TA	-40	+85	°C
Voltage with Respect to Ground All pins except A ₉ , \overline{OE} , and ACC *1	VIN, VOUT	-0.5	Vcc + 0.5	V
Power Supply Voltage *1	Vcc	-0.5	+4.0	V
A ₉ , $\overline{\text{OE}}$, and ACC *2	Vin	-0.5	+13.0	V

^{*1:} Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may undershoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is Vcc +0.5 V. During voltage transitions, input or I/O pins may overshoot to Vcc +2.0 V for periods of up to 20 ns.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Part No.	Va	lue	Unit	
Farameter	Symbol	Fait No.	Min	Max	Oilit	
Ambient Temperature	ΤA	MBM29PL3200TE/BE 70	-20	+70	°C	
Ambient Temperature		MBM29PL3200TE/BE 90	-40	+85		
Dower Supply Voltage	Vcc	MBM29PL3200TE/BE 70	+3.0	+3.6	\/	
Power Supply Voltage		MBM29PL3200TE/BE 90	+2.7	+3.6	V	

Operating ranges define those limits between which the functionality of the device is quaranteed.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

^{*2:} Minimum DC input voltage on A₃, $\overline{\text{OE}}$ and ACC pins is -0.5 V. During voltage transitions, A₃, $\overline{\text{OE}}$ and ACC pins may undershoot Vss to -2.0 V for periods of up to 20 ns. Voltage difference between input and supply voltage (V_{IN} - V_{CC}) does not exceed 9.0 V. Maximum DC input voltage on A₃, $\overline{\text{OE}}$ and ACC pins is +13.0 V which may overshoot to 14.0 V for periods of up to 20 ns.

■ MAXIMUM OVERSHOOT/UNDERSHOOT




Figure 1 Maximum Undershoot Waveform





Figure 2 Maximum Overshoot Waveform 1



Note: This waveform is applied for A9, $\overline{\text{OE}}$ and ACC.

Figure 3 Maximum Overshoot Waveform 2

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

Davamatar	Symbol	Conditions		Value			
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
Input Leakage Current (except WP, ACC)	lu	V _{IN} = V _{SS} to V _{CC} , V _{CC} = V _{CC} Max	-1.0		+1.0	μА	
Output Leakage Current (except WP, ACC)	ILO	Vout = Vss to Vcc, Vcc = Vcc Max	-1.0		+1.0	μА	
Input Leakage Current (WP, ACC)	lu	V _{IN} = V _{SS} to V _{CC} , V _{CC} = V _{CC} Max	-2.0		+2.0	μА	
Output Leakage Current (WP, ACC)	ILO	Vout = Vss to Vcc, Vcc = Vcc Max	-2.0		+2.0	μА	
A ₉ , OE , ACC Inputs Leakage Current	Ішт	Vcc = Vcc Max, A ₉ , OE , ACC = 12.5 V	_		35	μА	
		$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$ Word		_	80	m ^	
Vac Active Current (Bood) *1	Icc1	f = 10 MHz Double Word	<u>k</u>	_	80	mA	
Vcc Active Current (Read) *1	ICC1	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$ Word		_	50	mA	
		f = 5 MHz Double Word			50		
Vcc Active Current (Program/Erase) *2	Icc2	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	_	_	80	mA	
Vcc Current (Standby)	Іссз	$Vcc = Vcc Max, \overline{CE} = Vcc \pm 0.3 V$	_	1	5	μΑ	
Vcc Current (Automatic Sleep Mode) *3	Icc4	$V_{CC} = V_{CC} \text{ Max}, \overline{CE} = V_{SS} \pm 0.3 \text{ V}, V_{IN} = V_{CC} \pm 0.3 \text{ V or } V_{SS} \pm 0.3 \text{ V}$	_	1	5	μА	
Vcc Active Current (Page Read Mode)	Icc5	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$ 30 MHz 40 MHz	_ _	_	12 15	mA	
ACC Accelerated Program Current	Iacc	Vcc = Vcc Max, ACC = Vacc Max	_		20	mA	
Input Low Level	VIL	_	-0.5		0.8	V	
Input High Level	Vін	_	2.0		Vcc + 0.3	V	
Voltage for Program Acceleration *5, *6	VACC	_	11.5	_	12.5	٧	
Voltage for Autoselect and Sector Protection (A ₉ , $\overline{\text{OE}}$) *4, *5, *6	VID	_	11.5	12	12.5	٧	
Output Low Voltage Level	Vol	IoL = 4.0 mA, Vcc = Vcc Min	_		0.45	V	
Output High Voltage Level	V _{OH1}	Iон = −2.0 mA, Vcc = Vcc Min	2.4		_	V	
Output High voltage Level	V _{OH2}	I он = $-100 \mu A$	Vcc - 0.4		_	V	
Low Vcc Lock-Out Voltage	VLKO	_	2.3	2.4	2.5	V	

^{*1:} The lcc current listed includes both the DC operating current and the frequency dependent component.

^{*2:} lcc active while Embedded Erase or Embedded Program is in progress.

^{*3:} Automatic sleep mode enables the low power mode when address remains stable for 150 ns.

^{*4:} Only for Sector Protection and Autoselect mode

^{*5:} Power supply Voltage on ■ RECOMMENDED OPERATING CONDITIONS must be applied into Vcc pin.

^{*6 :} $(V_{ID} - V_{CC})$ or $(V_{ACC} - V_{CC})$ do not exceed 9 V.

2. AC Characteristics

(1) Read Only Operations Characteristics

	Symbol							
Parameter	Syl	IDOI	Condition	70 *1		90 *2		Unit
	JEDEC	Standard		Min	Max	Min	Max	
Read Cycle Time	tavav	t RC	_	70	_	90	_	ns
Address to Output Delay	t avqv	tacc	<u>CE</u> = V _{IL} <u>OE</u> = V _{IL}		70		90	ns
Page Read Cycle Time	_	t PRC	_	25	_	35	_	ns
Page Address to Output Delay	_	t PACC	<u>CE</u> = Vıl <u>OE</u> = Vıl		25		35	ns
Chip Enable to Output Delay	t ELQV	t ce	OE = VIL	_	70	_	90	ns
Output Enable to Output Delay	t GLQV	t oe		_	25	_	35	ns
Chip Enable to Output High-Z	t ehqz	t DF	_	_	25	_	30	ns
Output Enable to Output High-Z	t GHQZ	t DF		_	25	_	30	ns
Output Hold Time From Address, CE or OE, Whichever Occurs First	t axqx	tон	_	4		5		ns
CE or DW/W Switching Low or High	_	telfl telfh	_	_	5	_	5	ns

*1: Test Conditions:


Output Load: 1 TTL gate and 50 pF Input rise and fall times: 5 ns Input pulse levels: 0.0 V or 3.0 V Timing measurement reference level

> Input: 1.5 V Output: 1.5 V

*2 Test Conditions:

Output Load: 1 TTL gate and 100 pF Input rise and fall times: 5 ns Input pulse levels: 0.0 V or 3.0 V Timing measurement reference level

> Input: 1.5 V Output: 1.5 V



Notes: $C_L = 50$ pF including jig capacitance (MBM29PL3200TE70, MBM29PL3200BE70) $C_L = 100$ pF including jig capacitance (MBM29PL3200TE90, MBM29PL3200BE90)

Figure 4 Test Conditions

Parameter			S.v.	Value							
			Syr	nbol	70 *1		90 *2		Unit		
			JEDEC	Standard	Min	Тур	Max	Min	Тур	Max	
Write Cycle Time			tavav	twc	70		_	90	_		ns
Address Setup Time			t avwl	t as	0	_	_	0	_	_	ns
Address Hold Time			twlax	t AH	45			45			ns
Data Setup Time			t dvwh	t DS	35	_	_	45	_	_	ns
Data Hold Time			twhox	t DH	0			0			ns
Output Enable Setup T	me		_	toes	0			0		_	ns
Output Enable Read				4	0		_	0	_	_	ns
Hold Time Toggle	and	Data Polling	_	t oeh	10	_	_	10	_	_	ns
Read Recover Time Be	fore	Write	t GHWL	t GHWL	0			0			ns
Read Recover Time Before Write (OE High to CE Low)		t GHEL	t GHEL	0	_	_	0	_	_	ns	
CE Setup Time			t ELWL	t cs	0			0	_		ns
WE Setup Time			twlel	tws	0	_	_	0	_	_	ns
CE Hold Time		twheh	t cH	0			0			ns	
WE Hold Time		t EHWH	twн	0		_	0	_	_	ns	
Write Pulse Width			twLwH	twp	35			35	_		ns
CE Pulse Width		t ELEH	t CP	35			35			ns	
Write Pulse Width High	Lev	rel	twhwl	t wph	30			30	_		ns
CE Pulse Width High L	evel		t ehel	t cpH	30	_	_	30	_	_	ns
Drawamaina Onaratia		Double Word		twnwwn1	_	18.3	_		18.3	—	μs
Programming Operation	l	Word	t whwh1		_	14.3	_		14.3	_	
Sector Erase Operation	*3		twhwh2	t whwh2		4	_		4	_	S
Vcc Setup Time			_	tvcs	50		_	50	_	_	μs
Rise Time to V _{ACC} *5			_	tvaccr	500	_	_	500	_	_	ns
Voltage Transition Time *4			_	t∨∟нт	4		_	4		_	μs
Write Pulse Width *4			_	twpp	100			100	_		μs
OE Setup Time to WE Active *4			_	toesp	4	_	_	4	_	_	μs
CE Setup Time to WE Active *4			_	t csp	4			4	_		μs
Delay Time from Embedded Output Enable			_	t eoe			70		_	90	ns
DW/W Switching Low to Output High-Z			_	t FLQZ	_		30		_	30	ns
DW/W Switching High to Output Active				t FHQV	35			30			ns
Erase Time-out Time				t TOW	50	_	_	50	_	_	μs
Erase Suspend Transition Time			_	t spd	_	_	20	_	_	20	μs

*1: Test Conditions:

Output Load: 1 TTL gate and 50 pF Input rise and fall times: 5 ns Input pulse levels: 0.0 V to 3.0 V Timing measurement reference level

> Input: 1.5 V Output: 1.5 V

*2 Test Conditions:

Output Load: 1 TTL gate and 100 pF Input rise and fall times: 5 ns Input pulse levels: 0.0 V to 3.0 V Timing measurement reference level

Input: 1.5 V Output: 1.5 V

- *3: This does not include the preprogramming time.
- *4: This timing is for Sector Protection operation.
- *5: This timing is for Accelerated Program operation.

■ ERASE AND PROGRAMMING PERFORMANCE

Parameter		Value		Unit	Comments		
Farameter	Min	Тур	Max	Oilit	Comments		
Sector Erase Time		4	40	S	Excludes programming time prior to erasure		
Word Programming Time	_	14.3	360	ue.	Excludes system-level		
Double Word Programming Time	_	18.3	480	μs	overhead		
Chip Programming Time	_	20	280	S	Excludes system-level overhead		
Erase/Program Cycle	100,000	_	_	cycle	_		

■ PIN CAPACITANCE

1. SSOP

Parameter	Symbol	Condition	Va	Unit		
raiailletei	Symbol	Condition	Тур	Max	l Oliit	
Input Capacitance	Cin	V _{IN} = 0	6.0	7.5	pF	
Output Capacitance	Соит	Vоит = 0	8.0	10.0	pF	
Control Pin Capacitance	C _{IN2}	V _{IN} = 0	8.0	10.0	pF	

Note : Test conditions $T_A = +25$ °C, f = 1.0 MHz


2. FBGA

Parameter	Symbol	Condition	Va	Unit		
raiailletei	Symbol	Condition	Тур	Max	Oilit	
Input Capacitance	Cin	V _{IN} = 0	6.0	7.5	pF	
Output Capacitance	Соит	Vоит = 0	8.0	10.0	pF	
Control Pin Capacitance	C _{IN2}	V _{IN} = 0	8.0	10.0	pF	


Note : Test conditions $T_{\text{A}} = +25~^{\circ}\text{C},\, f = 1.0~\text{MHz}$


■ SWITCHING WAVEFORMS

• Key to Switching Waveforms




■ TIMING DIAGRAM






MBM29PL3200TE_{70/90}/MBM29PL3200BE_{70/90}



Notes: • PA is address of the memory location to be programmed.

- PD is data to be programmed at word address.
- \overline{DQ}_7 is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.
- ullet These waveforms are for the imes 32 mode. (The addresses differ from imes 16 mode.)

Figure 6 Alternate WE Controlled Program Operation Timing Diagram





Notes: • PA is address of the memory location to be programmed.


- PD is data to be programmed at word address.
- \overline{DQ}_7 is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.
- These waveforms are for the × 32 mode. (The addresses differ from × 16 mode.)


Figure 7 Alternate CE Controlled Program Operation Timing Diagram


MBM29PL3200TE_{70/90}/MBM29PL3200BE_{70/90}

























■ FLOW CHART


EMBEDDED ALGORITHM Start Write Program Command Sequence (See Below) Data Polling Embedded Program Algorithm No in progress Verify Data Yes No Increment Address Last Address **Programming Completed** Program Command Sequence* (Address/Command):



*: The sequence is applied for \times 32 mode. The addresses differ from \times 16 mode.

Figure 17 Embedded Program™ Algorithm







VA = Address for programming


- Any of the sector addresses within the sector being erased during sector erase or multiple erases operation.
- Any of the sector addresses within the sector not being protected during sector erase or multiple sector erases operation.


*: DQ7 should be rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

Figure 19 Data Polling Algorithm










ORDERING INFORMATION

Standard Products

Fujitsu standard products are available in several packages. The order number is formed by a combination of:




Valid Combinations						
MBM29PL3200TE/BE	70 90	PFV PBT				

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Fujitsu sales office to confirm availability of specific valid combinations and to check on newly released combinations.

■ PACKAGE DIMENSIONS



(Continued)

MBM29PL3200TE_{70/90}/MBM29PL3200BE_{70/90}



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Marketing Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan

Tel: +81-3-5322-3353 Fax: +81-3-5322-3386 http://edevice.fujitsu.com/

mip://cacvice.rajnsa.com/

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 3545 North First Street,

San Jose, CA 95134-1804, U.S.A.

Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: +1-800-866-8608 Fax: +1-408-922-9179 http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH

Am Siebenstein 6-10,

D-63303 Dreieich-Buchschlag,

Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fme.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park,

Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmal.fujitsu.com/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu, Seoul 135-280

Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0110

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.