## FLASH MEMORY

CMOS

# 8 M (1 M imes 8/512 K imes 16) BIT

# MBM29LV800TE/BE 70/90


## DESCRIPTION

The MBM29LV800TE/BE are 8 M-bit, 3.0 V-only Flash memories organized as 1 M bytes of 8 bits each or 512 Kwords of 16 bits each. The MBM29LV800TE/BE are offered in a 48-pin CSOP package. These devices are designed to be programmed in a system with the standard system 3.0 V V<sub>CC</sub> supply. 12.0 V V<sub>PP</sub> and 5.0 V V<sub>CC</sub> are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.

## PRODUCT LINE UP

Pai	rt No.	MBM29LV	/800TE/BE
Ordering Part No.	$V_{\text{CC}} = 3.3 \ V_{-0.3}^{+0.3}  \text{V}$	70	—
	$V_{\text{CC}} = 3.0 \ V_{-0.3}^{+0.6} \ V_{\text{V}}$		90
Max. Address Acc	ess Time (ns)	70	90
Max. CE Access Time (ns)		70	90
Max. OE Access	Time (ns)	30	35

### PACKAGE



The standard MBM29LV800TE/BE offer access times 70 ns, 90 ns and 120 ns, allowing operation of high-speed microprocessors without wait state. To eliminate bus contention, the devices have separate chip enable ( $\overline{CE}$ ), write enable ( $\overline{WE}$ ), and output enable ( $\overline{OE}$ ) controls.

The MBM29LV800TE/BE are pin and command set compatible with JEDEC standard E<sup>2</sup>PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29LV800TE/BE are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the devices automatically time the erase pulse widths and verify proper cell margin.

A sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.)

The devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29LV800TE/BE are erased when shipped from the factory.

The devices feature single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V<sub>CC</sub> detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by Data Polling of DQ<sub>7</sub>, by the Toggle Bit feature on DQ<sub>6</sub>, or the RY/BY output pin. Once the end of a program or erase cycle has been completed, the devices internally resets to the read mode.

The MBM29LV800TE/BE also have hardware RESET pins. When this pin is driven low, execution of any Embedded Program Algorithm or Embedded Erase Algorithm is terminated. The internal state machine is then reset to the read mode. The RESET pin may be tied to the system reset circuitry. Therefore, if a system reset occurs during the Embedded Program Algorithm or Embedded Erase Algorithm, the device is automatically reset to the read mode and will have erroneous data stored in the address locations being programmed or erased. These locations need re-writing after the Reset. Resetting the device enables the system's microprocessor to read the boot-up firmware from the Flash memory.

Fujitsu's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29LV800TE/BE memory electrically erase all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

## FEATURES

- 0.23 μm Process Technology
- Single 3.0 V read, program, and erase Minimized system level power requirements
- Compatible with JEDEC-standard commands Use the same software commands as E<sup>2</sup>PROMs
- Compatible with JEDEC-standard world-wide pinouts 48-pin CSOP (Package suffix : PCV)
- Minimum 100,000 program/erase cycles
- High performance 70 ns maximum access time
- Sector erase architecture

One 8 Kword, two 4 Kwords, one 16 Kword, and fifteen 32 Kwords sectors in word mode One 16 Kbyte, two 8 Kbytes, one 32 Kbyte, and fifteen 64 Kbytes sectors in byte mode Any combination of sectors can be concurrently erased, and also supports full chip erase.

- Boot Code Sector Architecture
  - T = Top sector
  - B = Bottom sector
- Embedded Erase<sup>™</sup> Algorithm

Automatically pre-programs and erases the chip or any sector.


- Embedded Program<sup>™</sup> Algorithm Automatically writes and verifies data at specified address.
- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

- Automatic sleep mode When addresses remain stable, MBM29LV800TE/BE automatically switch themselves to low power mode.
- Low V<sub>cc</sub> write inhibit  $\leq$  2.5 V
- Erase Suspend/Resume Suspends the erase operation to allow a read data and/or program in another sector within the same device.
- Sector protection Hardware method disables any combination of sectors from program or erase operations.
- Sector Protection Set Function by Extended sector Protection Command
- Fast Programming Function by Extended Command
- Temporary sector unprotection

Temporary sector unprotection via the RESET pin

### ■ PIN ASSIGNMENTS




## ■ PIN DESCRIPTION


## Table 1 MBM29LV800TE/BE Pin Configuration

Pin	Function
A-1, A0 to A18	Address Inputs
DQ <sub>0</sub> to DQ <sub>15</sub>	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RY/ <del>BY</del>	Ready/Busy Output
RESET	Hardware Reset Pin/Temporary Sector Unprotection
BYTE	Selects 8-bit or 16-bit mode
N.C.	No Internal Connection
Vss	Device Ground
Vcc	Device Power Supply

### BLOCK DIAGRAM



## ■ LOGIC SYMBOL



### DEVICE BUS OPERATION

Operation	CE	ŌE	WE	Ao	<b>A</b> 1	A <sub>6</sub>	A9	DQ <sub>0</sub> to DQ <sub>15</sub>	RESET
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	Vid	Code	Н
Auto-Select Device Code (1)	L	L	Н	Н	L	L	Vid	Code	Н
Read (3)	L	L	Н	Ao	A1	A <sub>6</sub>	A <sub>9</sub>	Dout	Н
Standby	Н	Х	Х	Х	Х	Х	Х	High-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	High-Z	Н
Write (Program/Erase)	L	Н	L	Ao	A1	A <sub>6</sub>	A <sub>9</sub>	DIN	Н
Enable Sector Protection (2), (4)	L	Vid		L	Н	L	Vid	Х	Н
Verify Sector Protection (2), (4)	L	L	Н	L	Н	L	Vid	Code	Н
Temporary Sector Unprotection	Х	Х	Х	Х	Х	Х	Х	Х	Vid
Reset (Hardware) /Standby	Х	Х	Х	Х	Х	Х	Х	High-Z	L

#### Table 2 MBM29LV800TE/BE User Bus Operations (BYTE = VIH)

#### Table 3 MBM29LV800TE/BE User Bus Operations ( $\overline{BYTE} = V_{IL}$ )

Operation	CE	OE	WE	DQ15/ A-1	A <sub>0</sub>	<b>A</b> 1	A <sub>6</sub>	A۹	DQ <sub>0</sub> to DQ <sub>7</sub>	RESET
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	L	Vid	Code	Н
Auto-Select Device Code (1)	L	L	Н	L	Н	L	L	Vid	Code	Н
Read (3)	L	L	Н	A-1	Ao	A <sub>1</sub>	A <sub>6</sub>	A9	Dout	Н
Standby	Н	Х	Х	Х	Х	Х	Х	Х	High-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	Х	High-Z	Н
Write (Program/Erase)	L	Н	L	A-1	Ao	A <sub>1</sub>	A <sub>6</sub>	A9	DIN	Н
Enable Sector Protection (2), (4)	L	Vid	T	L	L	Н	L	Vid	Х	Н
Verify Sector Protection (2), (4)	L	L	Н	L	L	Н	L	Vid	Code	Н
Temporary Sector Unprotection (5)	Х	Х	Х	Х	Х	Х	Х	Х	Х	Vid
Reset (Hardware) /Standby	Х	Х	Х	Х	Х	Х	Х	Х	High-Z	L

Legend :  $L = V_{IL}$ ,  $H = V_{IH}$ ,  $X = V_{IL}$  or  $V_{IH}$ ,  $\Box \Gamma$  = Pulse input. See DC Characteristics for voltage levels.

- Notes : 1.Manufacturer and device codes may also be accessed via a command register write sequence. See Table 7.
  - 2.Refer to the section on Sector Protection.
  - 3. WE can be VIL if  $\overline{OE}$  is VIL,  $\overline{OE}$  at VIH initiates the write operations.
  - $4.Vcc = 3.3 V \pm 10\%$

5.It is also used for the extended sector protection.

Commai Sequence		Bus Write Cycles	First Write		Seco Bu Write	IS	Third Write		Fourth Read/ Cyc	Write	Fifth Write		Sixth Write	
		Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	Word	1	XXXh	F0h										
Reau/Resei	Byte		~~~	FUI										
Read/Reset	Word	3	555h	AAh	2AAh	55h	555h	F0h	RA	RD				
Reau/Reset	Byte	5	AAAh	AAII	555h	551	AAAh	FUI		ND				
Autoselect	Word	3	555h	AAh	2AAh	55h	555h	90h						
Autoselect	Byte	3	AAAh	AAn	555h	550	AAAh	901						
Drogrom	Word	4	555h	AAh	2AAh	55h	555h	A0h	PA	PD				
Program	Byte	4	AAAh	AAn	555h	550	AAAh	AUII	FA	FD				
Chip Erase	Word	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h
Chip Elase	Byte	0	AAAh	AAII	555h	551	AAAh	0011	AAAh	AAII	555h	5511	AAAh	1011
Sector	Word	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	SA	30h
Erase	Byte	0	AAAh	AAII	555h	551	AAAh	0011	AAAh	AAII	555h	5511	34	3011
Erase Suspe	nd	1	XXXh	B0h						—				—
Erase Resun	ne	1	XXXh	30h										
Set to	Word	3	555h	AAh	2AAh	55h	555h	20h						
Fast Mode	Byte	5	AAAh		555h	5511	AAAh	2011						
Fast	Word	2	XXXh	A0h	PA	PD								
Program *1	Byte	2	XXXh	AUII	FA	FD								
Reset from	Word	_	XXXh		XXXh	*3								
Fast Mode *1	Byte	2	XXXh	90h	XXXh	F0h					—			
Extended	Word													
Sector Protection *2	Byte	4	XXXh	60h	SPA	60h	SPA	40h	SPA	SD				

Table 4 MBM29LV800TE/BE Command Definitions

Notes : 1.Address bits A<sub>18</sub> to A<sub>11</sub> = X = "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA) .

2.Bus operations are defined in Tables 2 and 3.

3.RA = Address of the memory location to be read.

- PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the WE pulse.
- SA = Address of the sector to be erased. The combination of A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub> will uniquely select any sector.
- 4.RD = Data read from location RA during read operation.
  - PD = Data to be programmed at location PA. Data is latched on the rising edge of  $\overline{WE}$ .
- 5.SPA = Sector address to be protected. Set sector address (SA) and (A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 1, 0).
  - SD = Sector protection verify data. Output 01h at protected sector addressed and output 00h at unprotected sector addresses.

6.The system should generate the following address patterns :

Word Mode : 555h or 2AAh to addresses  $A_{10}$  to  $A_0$ 

Byte Mode : AAAh or 555h to addresses A10 to A-1

7.Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

- \*1 : This command is valid during Fast Mode.
- \*2 : This command is valid while  $\overline{\text{RESET}} = V_{\text{ID.}}$
- \*3 : The data "00h" is also acceptable.

#### Table 5.1 MBM29LV800TE/BE Sector Protection Verify Autoselect Codes

	Туре		A18 to A12	A <sub>6</sub>	<b>A</b> 1	A٥	<b>A</b> -1 <sup>*1</sup>	Code (HEX)
Manufacture's	Code		Х	VIL	VIL	VIL	VIL	04h
	Byte		х	VIL	VIL	Vih	Vı∟	DAh
Device Code	MBM29LV800TE	Word	^	VIL	VIL	VIH	Х	22DAh
Device Code		Byte	х	VIL	VIL	Vін	VIL	5Bh
	MBM29LV800BE Word		^	VIL	VIL	VIH	Х	225Bh
Sector Protecti	ion	Sector Addresses	VIL	Vін	Vı∟	Vı∟	01h*2	

\*1 : A-1 is for Byte mode.

\*2 : Outputs 01h at protected sector addresses and outputs 00h at unprotected sector addresses.

Туре			Code	<b>DQ</b> 15	<b>DQ</b> 14	<b>DQ</b> 13	<b>DQ</b> 12	<b>DQ</b> 11	<b>DQ</b> 10	DQ 9	DQ 8	<b>DQ</b> 7	<b>DQ</b> 6	DQ 5	DQ 4	<b>DQ</b> 3	<b>DQ</b> 2	<b>DQ</b> 1	DQ 0
Manufacturer's Code		de	04h	A-1/ 0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
	MBM29	(B)	DAh	<b>A</b> -1	HI- Z	HI- Z	HI- Z	HI- Z	HI- Z	HI- Z	HI- Z	1	1	0	1	1	0	1	0
Device	LV800TE	(W)	22DA h	0	0	1	0	0	0	1	0	1	1	0	1	1	0	1	0
Code	MBM29	(B)	5Bh	<b>A</b> -1	HI- Z	HI- Z	HI- Z	HI- Z	HI- Z	HI- Z	HI- Z	0	1	0	1	1	0	1	1
	LV800BE	(W)	225B h	0	0	1	0	0	0	1	0	0	1	0	1	1	0	1	1
Sector Protection			01h	A-1/ 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

 Table 5.2
 Expanded Autoselect Code Table

(B) : Byte mode

(W) : Word mode

## ■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

Sector Address	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Address Range (×8)	Address Range (×16)
SA0	0	0	0	0	Х	Х	Х	00000h to 0FFFFh	00000h to 07FFFh
SA1	0	0	0	1	Х	Х	Х	10000h to 1FFFFh	08000h to 0FFFFh
SA2	0	0	1	0	Х	Х	Х	20000h to 2FFFFh	10000h to 17FFFh
SA3	0	0	1	1	Х	Х	Х	30000h to 3FFFFh	18000h to 1FFFFh
SA4	0	1	0	0	Х	Х	Х	40000h to 4FFFFh	20000h to 27FFFh
SA5	0	1	0	1	Х	Х	Х	50000h to 5FFFFh	28000h to 2FFFFh
SA6	0	1	1	0	Х	Х	Х	60000h to 6FFFFh	30000h to 37FFFh
SA7	0	1	1	1	Х	Х	Х	70000h to 7FFFFh	38000h to 3FFFFh
SA8	1	0	0	0	Х	Х	Х	80000h to 8FFFFh	40000h to 47FFFh
SA9	1	0	0	1	Х	Х	Х	90000h to 9FFFFh	48000h to 4FFFFh
SA10	1	0	1	0	Х	Х	Х	A0000h to AFFFFh	50000h to 57FFFh
SA11	1	0	1	1	Х	Х	Х	B0000h to BFFFFh	58000h to 5FFFFh
SA12	1	1	0	0	Х	Х	Х	C0000h to CFFFFh	60000h to 67FFFh
SA13	1	1	0	1	Х	Х	Х	D0000h to DFFFFh	68000h to 6FFFFh
SA14	1	1	1	0	Х	Х	Х	E0000h to EFFFFh	70000h to 77FFFh
SA15	1	1	1	1	0	Х	Х	F0000h to F7FFFh	78000h to 7BFFFh
SA16	1	1	1	1	1	0	0	F8000h to F9FFFh	7C000h to 7CFFFh
SA17	1	1	1	1	1	0	1	FA000h to FBFFFh	7D000h to 7DFFFh
SA18	1	1	1	1	1	1	Х	FC000h to FFFFFh	7E000h to 7FFFFh

### Table 6 Sector Address Tables (MBM29LV800TE)

Sector Address	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Address Range (×8)	Address Range (×16)
SA0	0	0	0	0	0	0	Х	00000h to 03FFFh	00000h to 01FFFh
SA1	0	0	0	0	0	1	0	04000h to 05FFFh	02000h to 02FFFh
SA2	0	0	0	0	0	1	1	06000h to 07FFFh	03000h to 03FFFh
SA3	0	0	0	0	1	Х	Х	08000h to 0FFFFh	04000h to 07FFFh
SA4	0	0	0	1	Х	Х	Х	10000h to 1FFFFh	08000h to 0FFFFh
SA5	0	0	1	0	Х	Х	Х	20000h to 2FFFFh	10000h to 17FFFh
SA6	0	0	1	1	Х	Х	Х	30000h to 3FFFFh	18000h to 1FFFFh
SA7	0	1	0	0	Х	Х	Х	40000h to 4FFFFh	20000h to 27FFFh
SA8	0	1	0	1	Х	Х	Х	50000h to 5FFFFh	28000h to 2FFFFh
SA9	0	1	1	0	Х	Х	Х	60000h to 6FFFFh	30000h to 37FFFh
SA10	0	1	1	1	Х	Х	Х	70000h to 7FFFFh	38000h to 3FFFFh
SA11	1	0	0	0	Х	Х	Х	80000h to 8FFFFh	40000h to 47FFFh
SA12	1	0	0	1	Х	Х	Х	90000h to 9FFFFh	48000h to 4FFFFh
SA13	1	0	1	0	Х	Х	Х	A0000h to AFFFFh	50000h to 57FFFh
SA14	1	0	1	1	Х	Х	Х	B0000h to BFFFFh	58000h to 5FFFFh
SA15	1	1	0	0	Х	Х	Х	C0000h to CFFFFh	60000h to 67FFFh
SA16	1	1	0	1	Х	Х	Х	D0000h to DFFFFh	68000h to 6FFFFh
SA17	1	1	1	0	Х	Х	Х	E0000h to EFFFFh	70000h to 77FFFh
SA18	1	1	1	1	Х	Х	Х	F0000h to FFFFFh	78000h to 7FFFFh

Table 7 Sector Address Tables (MBM29LV800BE)

- One 16 Kbyte, two 8 Kbytes, one 32 Kbyte, and fifteen 64 Kbytes
- Individual-sector, multiple-sector, or bulk-erase capability
- Individual or multiple-sector protection is user definable.

	(×8)	(×16)		(×8)	(×16)
	FFFFFh	7FFFFh		FFFFFh	7FFFFh
16 Kbyte	- FBFFFh	7DFFFh	64 Kbyte	EFFFFh	77FFFh
8 Kbyte	- F9FFFh	7CFFFh	64 Kbyte	DFFFFh	6FFFFh
8 Kbyte			64 Kbyte		
32 Kbyte	F7FFFh	7BFFFh	64 Kbyte	CFFFFh	67FFFh
64 Kbyte	EFFFFh	77FFFh	64 Kbyte	BFFFFh	5FFFFh
	DFFFFh	6FFFFh		AFFFFh	57FFFh
64 Kbyte	- CFFFFh	67FFFh	64 Kbyte	9FFFFh	4FFFFh
64 Kbyte	BFFFFh	5FFFFh	64 Kbyte	8FFFFh	47FFFh
64 Kbyte			64 Kbyte	-	
64 Kbyte	AFFFFh	57FFFh	64 Kbyte	7FFFFh	3FFFFh
64 Kbyte	9FFFFh	4FFFFh	64 Kbyte	6FFFFh	37FFFh
	8FFFFh	47FFFh		5FFFFh	2FFFFh
64 Kbyte	7FFFFh	3FFFFh	64 Kbyte	4FFFFh	27FFFh
64 Kbyte	6FFFFh	37FFFh	64 Kbyte	3FFFFh	1FFFFh
64 Kbyte			64 Kbyte		
64 Kbyte	- 5FFFFh	2FFFFh	64 Kbyte	2FFFFh	17FFFh
64 Kbyte	4FFFFh	27FFFh	64 Kbyte	1FFFFh	0FFFFh
	- 3FFFFh	1FFFFh		0FFFFh	07FFFh
64 Kbyte	2FFFFh	17FFFh	32 Kbyte	07FFFh	03FFFh
64 Kbyte	1FFFFh	0FFFFh	8 Kbyte	05FFFh	02FFFh
64 Kbyte	- 0FFFFh	07FFFh	8 Kbyte	03FFFh	01FFFh
64 Kbyte			16 Kbyte		
	00000h	00000h	L	00000h	00000h

#### MBM29LV800TE Sector Architecture

#### MBM29LV800BE Sector Architecture

### FUNCTIONAL DESCRIPTION

#### **Read Mode**

The MBM29LV800TE/BE have two control functions which must be satisfied in order to obtain data at the outputs.  $\overline{CE}$  is the power control and should be used for a device selection.  $\overline{OE}$  is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (t<sub>ACC</sub>) is equal to delay from stable addresses to valid output data. The chip enable access time (t<sub>CE</sub>) is the delay from stable addresses and stable  $\overline{CE}$  to valid data at the output pins. The output enable access time is the delay from the falling edge of  $\overline{OE}$  to valid data at the output pins (Assuming the addresses have been stable for at least t<sub>ACC</sub>-t<sub>OE</sub> time). When reading out data without changing addresses after power-up, it is necessary to input hardware reset or change  $\overline{CE}$  pin from "H" or "L"

#### **Standby Mode**

There are two ways to implement the standby mode on the MBM29LV800TE/BE devices, one using both the CE and RESET pins; the other via the RESET pin only.

When using both pins, a CMOS standby mode is achieved with  $\overline{CE}$  and  $\overline{RESET}$  inputs both held at  $Vcc \pm 0.3$  V. Under this condition, the current consumed is less than 5  $\mu$ A. The device can be read with standard access time (tcE) from either of these standby modes. During Embedded Algorithm operation, Vcc active current (Icc2) is required even  $\overline{CE} =$ "H".

When using the RESET pin only, a CMOS standby mode is achieved with RESET input held at Vss  $\pm$  0.3 V ( $\overline{CE} =$  "H" or "L"). Under this condition the current consumed is less than 5  $\mu$ A. Once the RESET pin is taken high, the device requires tRH as wake up time for outputs to be valid for read access.

In the standby mode, the outputs are in the high impedance state, independently of the  $\overline{OE}$  input.

#### **Automatic Sleep Mode**

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29LV800TE/BE data. This mode can be useful in the application such as handy terminal which requires low power consumption.

To activate this mode, MBM29LV800TE/BE automatically switches themselves to low power mode when MBM29LV800TE/BE addresses remain stable during access time of 150 ns. It is not necessary to control  $\overline{CE}$ , WE, and  $\overline{OE}$  on the mode. Under the mode, the current consumed is typically 1  $\mu$ A (CMOS Level).

Since the data are latched during this mode, the data are read-out continuously. If the addresses are changed, the mode is canceled automatically, and MBM29LV800TE/BE read-out the data for changed addresses.

#### **Output Disable**

With the  $\overline{OE}$  input at a logic high level (V<sub>H</sub>), the output from the devices is disabled. This will cause the output pins to be in a high impedance state.

#### Autoselect

The autoselect mode allows the reading out of a binary code from the devices and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the devices.

To activate this mode, the programming equipment must force  $V_{ID}$  (11.5 V to 12.5 V) on address pin A<sub>9</sub>. Two identifier bytes may then be sequenced from the devices outputs by toggling address A<sub>0</sub> from V<sub>IL</sub> to V<sub>IH</sub>. All addresses are DON'T CARES except A<sub>0</sub>, A<sub>1</sub>, A<sub>6</sub>, and A<sub>-1</sub>. (See Table 5.1.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29LV800TE/BE are erased or programmed in a system without access to high voltage on the  $A_9$  pin. The command sequence is illustrated in Table 4. (Refer to Autoselect Command section.)

Word 0 ( $A_0 = V_{IL}$ ) represents the manufacturer's code (Fujitsu = 04h) and ( $A_0 = V_{IH}$ ) represents the device identifier code (MBM29LV800TE = DAh and MBM29LV800BE = 5Bh for × 8 mode; MBM29LV800TE = 22DAh and MBM29LV800BE = 225Bh for × 16 mode). These two bytes/words are given in the tables 5.1 and 5.2. All identifiers for manufactures and device will exhibit odd parity with DQ<sub>7</sub> defined as the parity bit. In order to read the proper device codes when executing the autoselect, A<sub>1</sub> must be V<sub>IL</sub>. (See Tables 5.1 and 5.2.)

#### Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing  $\overline{WE}$  to V<sub>IL</sub>, while  $\overline{CE}$  is at V<sub>IL</sub> and  $\overline{OE}$  is at V<sub>IH</sub>. Addresses are latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens later; while data is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

#### **Sector Protection**

The MBM29LV800TE/BE feature hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 18). The sector protection feature is enabled using programming equipment at the user's site. The devices are shipped with all sectors unprotected. Alternatively, Fujitsu may program and protect sectors in the factory prior to shiping the device.

To activate this mode, the programming equipment must force V<sub>ID</sub> on address pin A<sub>9</sub> and control pin  $\overline{OE}$ , (suggest V<sub>ID</sub> = 11.5 V),  $\overline{CE} = V_{IL}$ , and A<sub>6</sub> = V<sub>IL</sub>. The sector addresses (A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub>) should be set to the sector to be protected. Tables 6 and 7 define the sector address for each of the nineteen (19) individual sectors. Programming of the protection circuitry begins on the falling edge of the WE pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the WE pulse. See Figures 17 and 24 for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force  $V_{ID}$  on address pin  $A_9$  with  $\overline{CE}$  and  $\overline{OE}$  at  $V_{IL}$  and  $\overline{WE}$  at  $V_{IH}$ . Scanning the sector addresses (A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub>) while (A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 1, 0) will produce a logical "1" code at device output DQ<sub>0</sub> for a protected sector. Otherwise the devices will read 00h for unprotected sector. In this mode, the lower order addresses, except for A<sub>0</sub>, A<sub>1</sub>, and A<sub>6</sub> are DON'T CARES. Address locations with A<sub>1</sub> = V<sub>IL</sub> are reserved for Autoselect manufacturer and device codes. A<sub>-1</sub> requires to apply to V<sub>IL</sub> on byte mode.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02h, where the higher order addresses (A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub>) are the desired sector address will produce a logical "1" at DQ<sub>0</sub> for a protected sector. See Tables 5.1 and 5.2 for Autoselect codes.

#### **Temporary Sector Unprotection**

This feature allows temporary unprotection of previously protected sectors of the MBM29LV800TE/BE devices in order to change data. The Sector Unprotection mode is activated by setting the RESET pin to high voltage (V<sub>ID</sub>). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the V<sub>ID</sub> is taken away from the RESET pin, all the previously protected sectors will be protected again. See Figures 18 and 25.

#### **Extended Sector Protection**

In addition to normal sector protection, the MBM29LV800TE/BE have Extended Sector Protection as extended function. This function enables to protect sector by forcing V<sub>ID</sub> on RESET pin and write a commnad sequence. Unlike conventional procedure, it is not necessary to force V<sub>ID</sub> and control timing for control pins. The only RESET pin requires V<sub>ID</sub> for sector protection in this mode. The extended sector protect requires V<sub>ID</sub> on RESET pin. With this condition, the operation is initiated by writing the set-up command (60h) into the command register. Then, the sector addresses pins (A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub> and A<sub>12</sub>) and (A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 1, 0) should be set to the sector addresses pins (A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub> and A<sub>12</sub>) and (A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 1, 0) should be set and write a command (60h) . A sector is typically protected in 250 µs. To verify programming of the protection circuitry, the sector addresses pins (A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub> and A<sub>12</sub>) and (A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 1, 0) should be set and write a command (40h) . Following the command write, a logical "1" at device output DQ<sub>0</sub> will produce for protected sector in the read operation. If the output is logical "0", please repeat to write extended sector protect command (60h) again. To terminate the operation, it is necessary to set RESET pin to V<sub>H</sub>. (Refer to Figure 26.)

#### RESET

#### Hardware Reset

The MBM29LV800TE/BE devices may be reset by driving the RESET pin to V<sub>IL</sub>. The RESET pin has a pulse requirement and has to be kept low (V<sub>IL</sub>) for at least "t<sub>RP</sub>" in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode "t<sub>READY</sub>" after the RESET pin is driven low. Furthermore, once the RESET pin goes high, the devices require an additional t<sub>RH</sub> before it will allow read access. When the RESET pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/BY output signal should be ignored during the RESET pulse. See Figure 13 for the timing diagram. Refer to Temporary Sector Unprotection for additional functionality.

If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector (s) cannot be used.

### COMMAND DEFINITIONS

Device operations are selected by writing specific address and data sequences into the command register. Table 4 defines the valid register command sequences. Note that the Erase Suspend (B0h) and Erase Resume (30h) commands are valid only while the Sector Erase operation is in progress. Moreover, both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ<sub>0</sub> to DQ<sub>7</sub> and DQ<sub>8</sub> to DQ<sub>15</sub> bits are ignored.

#### **Read/Reset Command**

In order to return from Autoselect mode or Exceeded Timing Limits ( $DQ_5 = 1$ ) to read/reset mode, the read/reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

The devices will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

#### Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising  $A_9$  to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register. Following the command write, a read cycle from address XX00h retrieves the manufacture code of 04h. A read cycle from address XX01h for ×16 (XX02h for ×8) returns the device code (MBM29LV800TE = DAh and MBM29LV800BE = 5Bh for ×8 mode; MBM29LV800TE = 22DAh and MBM29LV800BE = 225Bh for ×16 mode) . (See Tables 5.1 and 5.2.) All manufacturer and device codes will exhibit odd parity with DQ<sub>7</sub> defined as the parity bit. Sector state (protection or unprotection) will be informed by address XX02h for ×16 (XX04h for ×8). Scanning the sector addresses (A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub>) while (A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 1, 0) will produce a logical "1" at device output DQ<sub>0</sub> for a protected sector. The programming verification should be performed margin mode on the protected sector. (See Tables 2 and 3.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register. To execute the Autoselect command during the operation, writing Read/Reset command sequence must precede the Autoselect command.

#### **Byte/Word Programming**

The devices are programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens later and the data is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first. The rising edge of  $\overline{CE}$  or  $\overline{WE}$  (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on DQ<sub>7</sub> is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched. (See Table 9, Hardware Sequence Flags.) Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance of time. Hence, Data Polling must be performed at the memory location which is being programmed.

If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 20 illustrates the Embedded Program<sup>™</sup> Algorithm using typical command strings and bus operations.

#### Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the devices will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase (Preprogram function). The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last  $\overline{WE}$  pulse in the command sequence and terminates when the data on DQ<sub>7</sub> is "1" (See Write Operation Status section.) at which time the device returns to read the mode.

Chip Erase Time; Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

Figure 21 illustrates the Embedded Erase<sup>™</sup> Algorithm using typical command strings and bus operations.

#### Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of  $\overline{WE}$ , while the command (Data = 30h) is latched on the rising edge of  $\overline{WE}$ . After time-out of "t<sub>TOW</sub>" from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on Table 4. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than "trow" otherwise that command will not be accepted and erasure will not start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of "trow" from the rising edge of the last  $\overline{WE}$  will initiate the execution of the Sector Erase command (s). If another falling edge of the  $\overline{WE}$  occurs within the "trow" time-out window the timer is reset. (Monitor DQ<sub>3</sub> to determine if the sector erase timer window is still open, see section DQ<sub>3</sub>, Sector Erase Timer.) Once execution has begun resetting the devices will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 18).

Sector erase does not require the user to program the devices prior to erase. The devices automatically program all memory locations in the sector (s) to be erased prior to electrical erase (Preprogram function). When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the "trow" time out from the rising edge of the  $\overline{\text{WE}}$  pulse for the last sector erase command pulse and terminates when the data on DQ<sub>7</sub> is "1" (See Write Operation Status section.) at which time the devices return to the read mode. Data polling must be performed at an address within any of the sectors being erased. Multiple Sector Erase Time; [Sector Erase Time + Sector Program Time (Preprogramming)] × Number of Sector Erase

Figure 21 illustrates the Embedded Erase<sup>™</sup> Algorithm using typical command strings and bus operations.

#### Erase Suspend/Resume

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. Writting the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are DON'T CARES when writing the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of " $t_{SPD}$ " to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/  $\overline{BY}$  output pin and the DQ<sub>7</sub> bit will be at logic "1", and DQ<sub>6</sub> will stop toggling. The user must use the address of the erasing sector for reading DQ<sub>6</sub> and DQ<sub>7</sub> to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the devices default to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector will cause  $DQ_2$  to toggle while the device is in the erase-suspend-read mode (See the section on  $DQ_2$ ).

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause  $DQ_2$  to toggle. The end of the erasesuspended Program operation is detected by the RY/BY output pin, Data polling of DQ<sub>7</sub>, or by the Toggle Bit I (DQ<sub>6</sub>) which is the same as the regular Program operation. Note that DQ<sub>7</sub> must be read from the Program address while DQ<sub>6</sub> can be read from any address.

To resume the operation of Sector Erase, the Resume command (30h) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

#### Extended Command

#### (1) Fast Mode

MBM29LV800TE/BE have Fast Mode function. This mode dispenses with the initial two unclock cycles required in the standard program command sequence by writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register (Refer to Figure 27). The Vcc active current is required even  $\overline{CE} = V_{\rm IH}$  during Fast Mode.

#### (2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0h) and data write cycles (PA/PD) (Refer to Figure 27).

#### Write Operation Status

Table 8	Hardware Sequence Flags
---------	-------------------------

		Status	DQ7	DQ <sub>6</sub>	DQ <sub>5</sub>	DQ <sub>3</sub>	DQ <sub>2</sub>
	Embedded F	Program Algorithm	DQ <sub>7</sub>	Toggle	0	0	1
	Embedded E	rase Algorithm	0	Toggle	0	1	Toggle
In Progress	_	Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle
	Suspended Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	DQ7	Toggle (Note 1)	0	0	1 (Note 2)
	Embedded F	Program Algorithm	DQ <sub>7</sub>	Toggle	1	0	1
Exceeded	Embedded E	rase Algorithm	0	Toggle	1	1	N/A
Time Limits	Erase Suspended Mode	Erase Suspend Program (Non-Erase Suspended Sector)	DQ7	Toggle	1	0	N/A

Notes : 1.Performing successive read operations from any address will cause DQ6 to toggle.

2.Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ<sub>2</sub> bit. However, successive reads from the erase-suspended sector will cause DQ<sub>2</sub> to toggle.

 $3.DQ_0$  and  $DQ_1$  are reserved pins for future use.

4.DQ4 is Fujitsu internal use only.

#### DQ7

Data Polling

The MBM29LV800TE/BE devices feature Data Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm, an attempt to read devices will produce a complement of data last written to DQ7. Upon completion of the Embedded Program Algorithm, an attempt to read device will produce true data last written to DQ7. During the Embedded Erase Algorithm, an attempt to read device will produce a "0" at the DQ7 output. Upon completion of the Embedded Erase Algorithm an attempt to read device will produce a "1" on DQ7. The flowchart for Data Polling (DQ7) is shown in Figure 22.

For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth WE pulse in the six write pulse sequence. Data Polling must be performed at sector address of sectors being erased, not protected sectors. Otherwise, the status may be invalid. Once the Embedded Algorithm operation is close to completion, MBM29LV800TE/BE data pins (DQ<sub>7</sub>) may change asynchronously while the output enable ( $\overline{OE}$ ) is asserted low. This means that devices are driving status information on DQ<sub>7</sub> at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ<sub>7</sub> output, it may read the status or valid data. Even if device has completed the Embedded Algorithm operation and DQ<sub>7</sub> has a valid data, data outputs on DQ<sub>0</sub> to DQ<sub>6</sub> may be still invalid. The valid data on DQ<sub>0</sub> to DQ<sub>7</sub> will be read on the successive read attempts.

The Data Polling feature is active only during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out.

See Figure 9 for the Data Polling timing specifications and diagrams.

#### DQ<sub>6</sub>

Toggle Bit I

The MBM29LV800TE/BE also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During Embedded Program or Erase Algorithm cycle, successive attempts to read ( $\overline{OE}$  toggling) data from the devices will result in DQ<sub>6</sub> toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ<sub>6</sub> will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth WE pulses in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth WE pulse in the six write pulses sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written is protected, the toggle bit will toggle for about 2  $\mu$ s and then stop toggling with data unchanged. In erase, devices will erase all selected sectors except for ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 200  $\mu$ s and then drop back into read mode, having data unchanged.

Either  $\overline{CE}$  or  $\overline{OE}$  toggling will cause DQ<sub>6</sub> to toggle. In addition, an Erase Suspend/Resume command will cause DQ<sub>6</sub> to toggle.

See Figure 10 for the Toggle Bit I timing specifications and diagrams.

#### DQ₅

**Exceeded Timing Limits** 

 $DQ_5$  will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions,  $DQ_5$  will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. Data Polling is the only operating function of devices under this condition. The  $\overline{CE}$  circuit will partially power down device under these conditions (to approximately 2 mA). The  $\overline{OE}$  and  $\overline{WE}$  pins will control the output disable functions as described in Tables 2 and 3.

The DQ<sub>5</sub> failure condition may also appear if a user tries to program a non blank location without pre-erase. In this case, the devices lock out and never complete the Embedded Algorithm operation. Hence, the system never read valid data on DQ<sub>7</sub> bit and DQ<sub>6</sub> never stop toggling. Once devices have exceeded timing limits, the DQ<sub>5</sub> bit will indicate a "1." Please note that this is not a device failure condition since devices were incorrectly used. If this occurs, reset device with command sequence.

#### DQ₃

Sector Erase Timer

After completion of the initial sector erase command sequence, sector erase time-out will begin. DQ<sub>3</sub> will remain low until the time-out is completed. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If Data Polling or the Toggle Bit I indicates device has been written with a valid erase command,  $DQ_3$  may be used to determine if the sector erase timer window is still open. If  $DQ_3$  is high ("1") the internally controlled erase cycle has begun : If  $DQ_3$  is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of  $DQ_3$  prior to and following each subsequent Sector Erase command. If  $DQ_3$  were high on the second status check, the command may not have been accepted.

See Table 8 : Hardware Sequence Flags.

#### $\mathbf{DQ}_2$

Toggle Bit II

This toggle bit II, along with  $DQ_6$ , can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause  $DQ_2$  to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause  $DQ_2$  to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the  $DQ_2$  bit.

 $DQ_6$  is different from  $DQ_2$  in that  $DQ_6$  toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of  $DQ_7$ , is summarized as follows :

For example,  $DQ_2$  and  $DQ_6$  can be used together to determine if the erase-suspend-read mode is in progress. ( $DQ_2$  toggles while  $DQ_6$  does not.) See also Table 8 and Figure 11.

Furthermore,  $DQ_2$  can also be used to determine which sector is being erased. When device is in the erase mode,  $DQ_2$  toggles if this bit is read from an erasing sector.

Mode	DQ7	DQ <sub>6</sub>	DQ <sub>2</sub>
Program	DQ <sub>7</sub>	Toggle	1
Erase	0	Toggle	Toggle
Erase-Suspend Read (Erase-Suspended Sector) (Note 1)	1	1	Toggle
Erase-Suspend Program	DQ7	Toggle (Note 1)	1 (Note 2)

#### Table 9 Toggle Bit Status

Notes : 1.Performing successive read operations from any address will cause DQ6 to toggle.

2.Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ<sub>2</sub> bit. However, successive reads from the erase-suspended sector will cause DQ<sub>2</sub> to toggle.

#### RY/BY

#### Ready/Busy

MBM29LV800TE/BE provide a RY/BY open-drain output pin as a way to indicate to the host system that Embedded Algorithms are either in progress or has been completed. If output is low, devices are busy with either a program or erase operation. If output is high, devices are ready to accept any read/write or erase operation. If MBM29LV800TE/BE are placed in an Erase Suspend mode, RY/BY output will be high.

During programming, RY/BY pin is driven low after the rising edge of the fourth  $\overline{WE}$  pulse. During an erase operation,  $RY/\overline{BY}$  pin is driven low after the rising edge of the sixth  $\overline{WE}$  pulse.  $RY/\overline{BY}$  pin will indicate a busy condition during RESET pulse. Refer to Figure 12 and 13 for a detailed timing diagram.  $RY/\overline{BY}$  pin is pulled high in standby mode.

Since this is an open-drain output, RY/BY pins can be tied together in parallel with a pull-up resistor to Vcc.

#### **Byte/Word Configuration**

BYTE pin selects byte (8-bit) mode or word (16-bit) mode for MBM29LV800TE/BE devices. When this pin is driven high, devices operate in word (16-bit) mode. Data is read and programmed at DQ<sub>0</sub> to DQ<sub>15</sub>. When this pin is driven low, devices operates in byte (8-bit) mode. Under this mode, the DQ<sub>15</sub>/A<sub>-1</sub> pin becomes the lowest address bit, and DQ<sub>8</sub> to DQ<sub>14</sub> bits are tri-stated. However, the command bus cycle is always an 8-bit operation

and hence commands are written at DQ<sub>0</sub> to DQ<sub>7</sub> and DQ<sub>8</sub> to DQ<sub>15</sub> bits are ignored. Refer to Figures 14, 15 and 16 for the timing diagram.

#### **Data Protection**

MBM29LV800TE/BE are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up, devices automatically reset internal state machine in Read mode. Also, with its control register architecture, alteration of memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

Devices also incorporate several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

#### Low Vcc Write Inhibit

To avoid initiation of a write cycle during Vcc power-up and power-down, a write cycle is locked out for Vcc less than  $V_{LKO}$  (min.) . If  $Vcc < V_{LKO}$ , the command register is disabled and all internal program/erase circuits are disabled. Under this condition, the device will reset to the read mode. Subsequent writes will be ignored until the Vcc level is greater than  $V_{LKO}$ . It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when Vcc is above  $V_{LKO}$  (min.).

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector (s) cannot be used.

#### Write Pulse "Glitch" Protection

Noise pulses of less than 3 ns (typical) on OE, CE, or WE will not initiate a write cycle.

#### Logical Inhibit

Writing is inhibited by holding any one of  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IH}$ , or  $\overline{WE} = V_{IH}$ . To initiate a write cycle,  $\overline{CE}$  and  $\overline{WE}$  must be a logical zero while  $\overline{OE}$  is a logical one.

#### **Power-Up Write Inhibit**

Power-up of the devices with  $\overline{WE} = \overline{CE} = V_{\parallel}$  and  $\overline{OE} = V_{\parallel}$  will not accept commands on the rising edge of  $\overline{WE}$ . The internal state machine is automatically reset to the read mode on power-up.

## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	ing	Unit
Farameter	Symbol	Min.	Max.	Unit
Storage Temperature	Tstg	-55	+125	°C
Ambient Temperature with Power Applied	TA	-40	+85	°C
Voltage with Respect to Ground All pins except $A_{9}$ , $\overline{OE}$ , RESET (Note 1)	Vin, Vout	-0.5	Vcc + 0.5	V
Power Supply Voltage (Note 1)	Vcc	-0.5	+5.5	V
$A_9$ , $\overline{OE}$ , and $\overline{RESET}$ (Note 2)	Vin	-0.5	+13.0	V

Notes : 1.Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs or I/O pins may undershoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is Vcc + 0.5 V. During voltage transitions, inputs or I/O pins may overshoot to Vcc + 2.0 V for periods of up to 20 ns.
2.Minimum DC input voltage on A<sub>9</sub>, OE, and RESET pins is -0.5 V. During voltage transitions, A<sub>9</sub>, OE, and RESET pins may undershoot Vss to -2.0 V for periods of up to 20 ns. Voltage difference between input and supply voltage (V<sub>IN</sub> - Vcc) does not exceed 9.0 V. Maximum DC input voltage on A<sub>9</sub>, OE, and RESET pins is +13.0 V which may overshoot to +14.0 V for periods of up to 20 ns.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## RECOMMENDED OPERATING RANGES

Parameter	Symbol	Part No.		Ranges		Unit
Falameter	Symbol	Part NO.		Тур.	Max.	Unit
Ambient Temperature	TA	MBM29LV800TE/BE 70/90/12	-40	—	+85	°C
Power Supply Voltage	Vcc	MBM29LV800TE/BE 70	+3.0		+3.6	V
Fower Supply Voltage	vcc	MBM29LV800TE/BE 90/12	+2.7		+3.6	V


Operating ranges define those limits between which the functionality of the device is quaranteed.


WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## ■ MAXIMUM OVERSHOOT/UNDERSHOOT





## ■ DC CHARACTERISTICS

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
lu	Input Leakage Current	VIN = Vss to Vcc, Vcc = Vcc	Max.	-1.0	+1.0	μΑ
Ιιο	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vc	-1.0	+1.0	μΑ	
Ιμτ	A <sub>9</sub> , OE, RESET Inputs Leakage Current	Vcc = Vcc Max. A <sub>9</sub> , OE, RESET = 12.5 V	_	35	μΑ	
		$\overline{CE} = V_{IL}, \ \overline{OE} = V_{IH},$	Byte		22	mA
logi	Vcc Active Current (Note 1)	f = 10 MHz	Word		25	ШA
Icc1	Vcc Active Current (Note 1)	$\overline{CE} = V_{IL}, \ \overline{OE} = V_{IH},$	Byte		12	mA
		f = 5 MHz	Word		15	
Icc2	Vcc Active Current (Note 2)	$\overline{CE} = V_{IL}, \ \overline{OE} = V_{IH}$			35	mA
Іссз	Vcc Current (Standby)			_	5	μA
Icc4	Vcc Current (Standby, Reset)	Vcc = Vcc Max., RESET = Vss ± 0.3 V		_	5	μΑ
Icc5	Vcc Current (Automatic Sleep Mode) (Note 3)				5	μΑ
VIL	Input Low Level			-0.5	0.6	V
Vін	Input High Level			2.0	Vcc + 0.3	V
Vid	Voltage for Autoselect and Sector Protection (A9, OE, RESET) (Note 4)	_		11.5	12.5	V
Vol	Output Low Voltage Level	$I_{OL} = 4.0 \text{ mA}, V_{CC} = V_{CC} \text{ Min.}$			0.45	V
V <sub>OH1</sub>	Output High Voltage Lavel	$I_{OH} = -2.0 \text{ mA}, \text{ Vcc} = \text{Vcc Min}.$		2.4		V
V <sub>OH2</sub>	Output High Voltage Level	Іон = -100 μА		Vcc - 0.4		V
Vlko	Low Vcc Lock-Out Voltage			2.3	2.5	V

Notes : 1.The Icc current listed includes both the DC operating current and the frequency dependent component (at 10 MHz) .

2.Icc is active while Embedded Algorithm (program or erase) is in progress.

3.Automatic sleep mode enables the low power mode when address remains stable for 150 ns.

4. (V<sub>ID</sub> – V<sub>CC</sub>) do not exceed 9 V.


## ■ AC CHARACTERISTICS

#### • Read Only Operations Characteristics

	meter nbols	Description	Test Setup		70 (Note)	90 (Note)	Unit
JEDEC	Standard					(NOLE)	
<b>t</b> avav	trc	Read Cycle Time		Min.	70	90	ns
<b>t</b> avqv	tacc	Address to Output Delay	$\frac{\overline{CE}}{OE} = V_{IL}$	Max.	70	90	ns
<b>t</b> elqv	tce	Chip Enable to Output Delay	$\overline{OE} = V_{\text{IL}}$	Max.	70	90	ns
<b>t</b> GLQV	toe	Output Enable to Output Delay		Max.	30	35	ns
<b>t</b> ehqz	tdf	Chip Enable to Output High-Z		Max.	25	30	ns
tднаz	tdf	Output Enable to Output High-Z		Max.	25	30	ns
<b>t</b> axqx	tон	Output Hold Time From Addresses, CE or OE, Whichever Occurs First	_	Min.	0	0	ns
	<b>t</b> READY	RESET Pin Low to Read Mode	—	Max.	20	20	μs
	telfl telfh	CE to BYTE Switching Low or High		Max.	5	5	ns

Note : Test Conditions :

Output Load : 1 TTL gate and 30 pF (MBM29LV800TE/BE70) 1 TTL gate and 100 pF (MBM29LV800TE/BE90) Input rise and fall times : 5 ns Input pulse levels : 0.0 V to 3.0 V Timing measurement reference level Input : 1.5 V Output : 1.5 V



### • Write/Erase/Program Operations

Parameter Symbols		Description			MBM29LV	800TE/BE	Unit	
JEDEC	Standard		escription			70	90	Unit
<b>t</b> avav	twc	Write Cycle Time			Min.	70	90	ns
<b>t</b> avwl	tas	Address Setup Time			Min.	0	0	ns
<b>t</b> wlax	tан	Address Hold Time				45	45	ns
<b>t</b> dvwh	tos	Data Setup Time	Data Setup Time				45	ns
<b>t</b> whdx	tон	Data Hold Time	Data Hold Time				0	ns
	toes	Output Enable Setup Ti	me		Min.	0	0	ns
	tоен	Output Enable	Read		Min.	0	0	ns
—	LOEH	Hold Time Toggle and Data Polling		Min.	10	10	ns	
<b>t</b> GHWL	<b>t</b> GHWL	Read Recover Time Before Write			Min.	0	0	ns
<b>t</b> ghel	<b>t</b> GHEL	Read Recover Time Before Write			Min.	0	0	ns
	tcs	CE Setup Time			Min.	0	0	ns
twlel	tws	WE Setup Time			Min.	0	0	ns
<b>t</b> wheh	tсн	CE Hold Time			Min.	0	0	ns
<b>t</b> ehwh	twн	WE Hold Time			Min.	0	0	ns
<b>t</b> wlwh	twp	Write Pulse Width	Write Pulse Width			35	45	ns
<b>t</b> eleh	tcp	CE Pulse Width	CE Pulse Width			35	45	ns
<b>t</b> whwL	twpн	Write Pulse Width High			Min.	25	25	ns
<b>t</b> ehel	tсрн	CE Pulse Width High			Min.	25	25	ns
<b>t</b> whwh1		Programming Operatior		Byte	Tun	8	8	
LVVHVVH1	twhwh1		I	Word	Тур.	16	16	μs
<b>t</b> whwh2	twhwh2	Sector Erase Operation	(Note 1)		Тур.	1	1	S
	tvcs	Vcc Setup Time			Min.	50	50	μs
	tvidr	Rise Time to VID (Note 2	2)		Min.	500	500	ns
	tvlht	Voltage Transition Time	Voltage Transition Time (Note 2)		Min.	4	4	μs
	twpp	Write Pulse Width (Note 2)		Min.	100	100	μs	
	toesp	OE Setup Time to WE Active (Note 2)		Min.	4	4	μs	
	<b>t</b> CSP	CE Setup Time to WE Active (Note 2)			Min.	4	4	μs
	t <sub>RB</sub>	Recover Time From RY	/BY		Min.	0	0	ns
—	<b>t</b> RP	RESET Pulse Width			Min.	500	500	ns

(Continued)

### (Continued)

Parameter Symbols		Description	MBM29LV	Unit		
JEDEC	Standard	Description		70	90	Unit
	tкн	RESET High Level Period Before Read	Min.	200	200	ns
	<b>t</b> FLQZ	YTE Switching Low to Output High-Z         Max.		30	35	ns
	<b>t</b> fhqv	BYTE Switching High to Output Active         Mir		30	35	ns
	<b>t</b> BUSY	Program/Erase Valid to RY/BY Delay Ma		90	90	ns
_	teoe	Delay Time from Embedded Output Enable	Max.	30	35	ns
	tтоw	rase Time-out Time Min.		50	50	μs
	tspd	Erase Suspend Transition Time	Max.	20	20	μs

Notes : 1.This does not include the preprogramming time. 2.This timing is for Sector Protection operation.

## ■ ERASE AND PROGRAMMING PERFORMANCE

Parameter		Limits		Unit	Comments
Faiailletei	Min. Typ. Max.		Onit	Comments	
Sector Erase Time	—	1	10	S	Excludes programming time prior to erasure
Byte Programming Time		8	300		Excludes system-level
Word Programming Time		16	360	μs	overhead
Chip Programming Time		8.4	25	S	Excludes system-level overhead
Erase/Program Cycle	100,000		—	cycle	—


## ■ CSOP PIN CAPACITANCE


Parameter	Symbol	Test Setup	Тур.	Max.	Unit
Input Capacitance	CIN	$V_{IN} = 0$	7.5	9.5	pF
Output Capacitance	Соит	Vout = 0	8.0	10.0	pF
Control Pin Capacitance	CIN2	V <sub>IN</sub> = 0	10.0	13.0	pF


Note : Test conditions  $T_A = 25 \ ^{\circ}C$ , f = 1.0 MHz


## ■ TIMING DIAGRAM


• Key to Switching Waveforms




















































#### ■ FLOW CHART





















#### ORDERING INFORMATION


#### **Standard Products**

Fujitsu standard products are available in several packages. The order number is formed by a combination of :



8 Mega-bit (1 M  $\times$  8-Bit or 512 K  $\times$  16-Bit) CMOS Flash Memory 3.0 V-only Read, Program, and Erase

#### ■ PACKAGE DIMENSIONS



# FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

#### North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A. Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

http://www.fujitsu-fme.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmap.com.sg/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0105 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.