**MEMORY** 

**CMOS** 

# 8 x 256K x 32 BIT DOUBLE DATA RATE FCRAM™

# MB81N643289-50/-60

CMOS 8-BANK x 262,144-WORD x 32 BIT Fast Cycle Random Access Memory (FCRAM) with Double Data Rate

#### ■ DESCRIPTION

The Fujitsu MB81N643289 is a CMOS Fast Cycle Random Access Memory (FCRAM) containing 67,108,864 memory cells accessible in an 32-bit format. The MB81N643289 features a fully synchronous operation referenced to clock edge whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence. The MB81N643289 is designed to reduce the complexity of using a standard dynamic RAM (DRAM) which requires many control signal timing constraints. The MB81N643289 uses Double Data Rate (DDR) where data bandwidth is twice of fast speed compared with regular SDRAMs.

The MB81N643289 is designed using Fujitsu advanced FCRAM Core Technology.

The MB81N643289 is ideally suited for Digital Visual System, High Performance Graphic Adapters, Hardware Accelerators, Buffers, and other applications where large memory density and high effective bandwidth are required and where a simple interface is needed.

The MB81N643289 adopts new I/O interface circuitry, 2.5 V CMOS Source Termination I/O interface, which is capable of extremely fast data transfer of quality under point to point bus environment.

### **■ PRODUCT LINE**

Parameter		MB81N	643289		
Farameter		-50	-60		
Clock Frequency	CL = 3	200 MHz (Max.)	167 MHz (Max.)		
Clock Frequency	CL = 2	133 MHz (Max.)	111 MHz (Max.)		
Ruret Mode Cycle Time	CL = 3	2.5 ns (Min.)	3.0 ns (Min.)		
Burst Mode Cycle Time	CL = 2	3.75 ns (Min.)	4.5 ns (Min.)		
Random Address Cycle Time		30 ns (Min.) 36 ns (Min.)			
DQS Access Time From Clock		0.1 × tcк + 0.2 ns (Max.)	0.1 × tcк + 0.2 ns (Max.)		
Operating Current		450 mA (Max.) 385 mA (Ma			
Power Down Current		35 mA (Max.)			

Note: FCRAM is a trademark of Fujitsu Limited, Japan.


### **■ FEATURES**

- Double Data Rate
- Bi-directional Data Strobe Signal
- Eight bank operation
- Burst read/write operation
- Programmable, burst length, and CAS latency
- Write latency (Write command to data input)
   = CAS latency -1
- Byte write control by DMo to DM3
- Page Close Power Down Mode
- Distributed Auto-refresh cycle in 8 μs
- 2.5 V CMOS Source Termination I/O for all signals

V<sub>DD</sub>: +2.5V Supply ± 0.2V tolerance
 V<sub>DDQ</sub>: +2.5V Supply ± 0.2V tolerance


## **■ PACKAGE**

86-pin plastic TSOP(II)



(FPT-86P-M01) (Normal Bend)


### **■ PIN ASSIGNMENTS**



## **■** DESCRIPTIONS

Pin Number	Symbol	Function
1, 3, 9, 15, 29, 35, 41, 43, 49, 55, 75, 81	Vdd, Vddq	Supply Voltage
6, 12, 32, 38, 44, 46, 52, 58, 72, 78, 84, 86	Vss, Vssq	Ground
2, 4, 5, 7, 8, 10, 11, 13, 31, 33, 34, 36, 37, 39, 40, 42, 45, 47, 48, 50, 51, 53, 54, 56, 74, 76, 77, 79, 80, 82, 83, 85	DQo to DQ31	<ul> <li>Byte 0 : DQ<sub>0</sub> to DQ<sub>7</sub></li> <li>Byte 1 : DQ<sub>8</sub> to DQ<sub>15</sub></li> <li>Byte 2 : DQ<sub>16</sub> to DQ<sub>23</sub></li> <li>Byte 3 : DQ<sub>24</sub> to DQ<sub>31</sub></li> </ul>
14, 30, 57, 73	DQS <sub>0</sub> to DQS <sub>3</sub>	<ul> <li>DQS<sub>0</sub>: for DQ<sub>0</sub> to DQ<sub>7</sub></li> <li>DQS<sub>1</sub>: for DQ<sub>8</sub> to DQ<sub>15</sub></li> <li>DQS<sub>2</sub>: for DQ<sub>16</sub> to DQ<sub>23</sub></li> <li>DQS<sub>3</sub>: for DQ<sub>24</sub> to DQ<sub>31</sub></li> </ul>
16, 28, 59, 71	DMo to DM3	Input Mask
17	WE	Write Enable
18	CAS	Column Address Strobe
19	RAS	Row Address Strobe
20	CS	Chip Select
21, 22, 23	BA <sub>2</sub> , BA <sub>1</sub> , BA <sub>0</sub>	Bank Select (Bank Address)
24	AC	Auto Close Enable
24, 25, 26, 27, 60, 61, 62, 63, 64, 65, 66	A <sub>0</sub> to A <sub>10</sub>	Address Input  • Row: A <sub>0</sub> to A <sub>10</sub> • Column: A <sub>0</sub> to A <sub>6</sub>
67	PD	Power Down
68	CLK	Clock Input
69	CLK	Clock Input
70	Vref	Input Reference Voltage

## **■ BLOCK DIAGRAM**



#### **■ FUNCTION TRUTH TABLE**

Note \*1

#### **COMMAND TRUTH TABLE**

Note \*2, and \*3

Function	Notes	Symbol	PD	CS	RAS	CAS	WE	BA <sub>2-0</sub>	A <sub>10</sub> /AC	<b>A</b> 9-7	<b>A</b> 6-0
Device Deselect	*4	DESL	Н	Н	Х	Х	Х	Х	Х	Х	Х
No Operation	Operation *4					Н	Н	Х	Х	Х	Х
Reserved		_	Н	L	Н	Н	L	Х	Х	Х	Х
Read	*5	RD	Н	L	Н	L	Н	V	L	Х	V
Read with Auto-close	*5	RDA	Н	L	Н	L	Н	V	Н	Х	V
Write	*5	WR	Н	L	Н	L	L	V	L	Х	V
Write with Auto-close	*5	WRA	Н	L	Н	L	L	V	Н	Χ	V
Bank Active (RAS)	*6	ACTV	Н	L	L	Н	Н	V	V	V	V
Page Close Single Bank	*7	PC	Н	L	L	Н	L	V	L	Х	Х
Page Close All Banks	*7	PCA	Н	L	L	Н	L	Х	Н	Χ	Х
Mode Register Set/ Extended Mode Register Set	*7,*8,*9	MRS/ EMRS	Н	L	L	L	L	V	L	V	V

Notes: \*1. V = Valid, L = Logic Low, H = Logic High, X = either L or H, Hi-Z = High Impedance.

- \*2. All commands are assumed to be valid state transitions.
- \*3. All inputs for command are latched on the rising edge of clock(CLK).
- \*4. NOP and DESL commands have the same effect on the part.

  Unless specifically noted, NOP will represent both NOP and DESL command in later descriptions.
- \*5. RD, RDA, WR and WRA commands should only be issued after the corresponding bank has been activated (ACTV command). Refer to "■STATE DIAGRAM".
- \*6. ACTV command should only be issued after corresponding bank has been page closed by PC or PCA command.
- \*7. Either PC or PCA command and MRS or EMRS command are required after power up.
- \*8. MRS or EMRS command should only be issued after all banks have been page closed (PC or PCA command), and DQs are in Hi-Z. Refer to "■STATE DIAGRAM".
- \*9. Refer to "■MODE REGISTER TABLE".

**DM TRUTH TABLE (Effective during Write mode)** 

Function	Command	P	D	DM₀	DM <sub>1</sub>	DM <sub>2</sub>	DM <sub>3</sub>	
i dilction	Command	(n - 1)	(n)	DIVIO	DIVIT	DIVIZ	DIVIS	
Data Mask for DQ <sub>0</sub> to DQ <sub>7</sub>	MASK0	Н	Х	Н	Х	Х	Х	
Data Mask for DQ <sub>8</sub> to DQ <sub>15</sub>	MASK1	Н	Х	Х	Н	Х	Х	
Data Mask for DQ <sub>16</sub> to DQ <sub>23</sub>	MASK2	Н	Х	Х	Х	Н	Х	
Data Mask for DQ24 to DQ31	MASK3	Н	Х	Х	Х	Х	Н	

### **PD** TRUTH TABLE

Current	F	Madaa	0	P	D	CS	<u> </u>	040	WE	••	BAo	Ao	DQ₀
State	Function	Notes	Command	(n-1)	(n-1) (n)		RAS	CAS	WE	AC	to BA <sub>2</sub>	to A <sub>10</sub>	to DQ <sub>31</sub>
Idle	Auto-refresh	*10	REF	Н	Н	L	L	L	Н	Χ	Х	Χ	_
Idle	Self-refresh Entry	/ *10 / *11	SELF	Н	L	L	L	L	Н	Х	Х	Х	Hi-Z
Self- refresh	Self-refresh Cont	Self-refresh Continue			L	Х	Х	Х	Х	Х	Х	Х	Hi-Z
Self-	Self-refresh Exit		SELFX	L	Н	L	Н	Н	Н	Х	Х	Χ	Hi-Z
refresh	Sell-reflesh Exit		OLLI X	L	Н	Н	Х	Χ	Χ	Χ	Х	Χ	Hi-Z
Idle	Power Down Ent	ry *12	PDEN	Н	L	L	Н	Н	Н	Χ	Х	Χ	Hi-Z
luie	Fower Down Lin	1y 12	PDLN	Н	L	Н	Х	Х	Χ	Χ	Х	Х	Hi-Z
Power Down	Power Down Cor	_	L	L	Х	Х	Х	Х	Х	Х	Х	Hi-Z	
Power	Power Down Exit	+	PDEX	L	Н	L	Н	Н	Η	Х	Х	Х	Hi-Z
Down	I OWEI DOWN EXII	L	FULA	L	Н	Н	Х	Х	Х	Х	Х	Х	Hi-Z

Notes: \*10. The REF and SELF commands should only be issued after all banks have been precharged (PC or PCA command). In case of SELF command, it should also be issued after the last read data have been appeared on DQ. Refer to "■STATE DIAGRAM."

<sup>\*11.</sup> PD must bring to Low level together with REF command.

<sup>\*12.</sup> The PDEN command should only be issued after the last read data have been appeared on DQ and after the lwpL is satisfied from last write data input.

## **OPERATION COMMAND TABLE (Applicable to single bank)**

Note \*13

Current State	CS	RAS	CAS	WE	Address	Command	Function	Notes
	Н	Х	Х	Х	Х	DESL	NOP	
	L	Н	Н	Н	Х	NOP	NOP	
	L	Н	Н	L	_	_	Illegal	*14
	L	Н	L	Н	BA, CA, AC	RD/RDA	Illegal	*15
	L	Н	L	L	BA, CA, AC	WR/WRA	Illegal	*15
Idle	L	L	Н	Н	BA, RA	ACTV	Bank Active after IRCD	
	L	L	Н	Ш	BA, AC	PC	NOP	
	L	L	Н	L	BA, AC	PCA	NOP	*14
	L	L	L	Н	Χ	REF/SELF	Auto-refresh or Self-refresh	*16
	L	L	Г	L	MODE	MRS/EMRS	Mode Register / Extended Mode Register Set (Idle after IRSC)	*16
	Н	Х	Х	Χ	Х	DESL	NOP	
	L	Н	Н	Н	Х	NOP	NOP	
	L	Н	Н	L	_	_	Illegal	
	L	Н	L	Η	BA, CA, AC	RD/RDA	Begin Read; Determine AC	
Bank Active	L	Н	L	L	BA, CA, AC	WR/WRA	Begin Write; Determine AC	
Bank Active	L	L	Н	Н	BA, RA	ACTV	Illegal	*15
	L	L	Н	L	BA, AC	PC	Page Close	
	L	L	Н	L	BA, AC	PCA	Page Close	*14
	L	L	L	Η	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS/EMRS	Illegal	

Current State	cs	RAS	CAS	WE	Address	Command	Function Notes
	Н	Х	X	Х	Х	DESL	NOP (Continue Burst to End -> Bank Active)
	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End -> Bank Active)
	L	Н	Н	L	_	_	Illegal
	L	Н	L	Н	BA, CA, AC	RD/RDA	Illegal
Read	L	Н	L	L	BA, CA, AC	WR/WRA	Illegal
	L	L	Н	Н	BA, RA	ACTV	Illegal *15
	L	L	Н	L	BA, AC	PC	Illegal
	L	L	Н	L	BA, AC	PCA	Illegal *14
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS/EMRS	Illegal
	Н	Х	Х	Х	Х	DESL	NOP (Continue Burst to End -> Bank Active)
	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End -> Bank Active)
	L	Н	Н	L	_	_	Illegal
	L	Н	L	Н	BA, CA, AC	RD/RDA	Illegal
Write	L	Н	L	L	BA, CA, AC	WR/WRA	Illegal
	L	L	Н	Н	BA, RA	ACTV	Illegal *15
	L	L	Н	L	BA, AC	PC	Illegal
	L	L	Н	L	BA, AC	PCA	Illegal *14
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS/EMRS	Illegal

Current State	cs	RAS	CAS	WE	Address	Command	Function Notes
	Н	Х	Х	Х	Х	DESL	NOP (Continue Burst to End -> Bank Idle)
	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End -> Bank Idle)
	L	Н	Н	L	_	_	Illegal
Read With	L	Н	L	Н	BA, CA, AC	RD/RDA	Illegal *17
Auto-Close	L	Н	L	L	BA, CA, AC	WR/WRA	Illegal *17
	L	L	Н	Н	BA, RA	ACTV	Illegal *15
	L	L	Н	L	BA, AC	PC	Illegal *15
	L	L	Н	L	BA, AC	PCA	Illegal
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS/EMRS	Illegal
	Н	Х	Х	Х	Х	DESL	NOP (Continue Burst to End -> Bank Idle)
	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End -> Bank Idle)
	L	Н	Н	L	_	_	Illegal
Write with	L	Н	L	Н	BA, CA, AC	RD/RDA	Illegal *17
Auto-Close	L	Н	L	L	BA, CA, AC	WR/WRA	Illegal *17
	L	L	Н	Н	BA, RA	ACTV	Illegal *15
	L	L	Н	L	BA, AC	PC	Illegal *15
	L	L	Н	L	BA, AC	PCA	Illegal
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS/EMRS	Illegal

Current State	cs	RAS	CAS	WE	Address	Command	Function	Notes
	Н	Х	Х	Х	Х	DESL	NOP (Idle after tPCL)	
	L	Н	Н	Н	Х	NOP	NOP (Idle after tPCL)	
	L	Н	Н	L	_	_	Illegal	
	L	Н	L	Н	BA, CA, AC	RD/RDA	Illegal	*15
Daga Class	L	Н	L	L	BA, CA, AC	WR/WRA	Illegal	*15
Page Close	L	L	Н	Н	BA, RA	ACTV	Illegal	*15
	L	L	Н	L	BA, AC	PC	NOP	*15
	L	L	Н	L	BA, AC	PCA	NOP	*14
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS/EMRS	Illegal	
	Н	Х	Х	Х	Х	DESL	NOP (Bank Active after IRCD)	
	L	Н	Н	Н	Х	NOP	NOP (Bank Active after IRCD)	
	L	Н	Н	L	_	_	Illegal	
	L	Н	L	Н	BA, CA, AC	RD/RDA	Illegal	*15
Bank	L	Н	L	L	BA, CA, AC	WR/WRA	Illegal	*15
Activating	L	L	Н	Н	BA, RA	ACTV	Illegal	*15
	L	L	Н	L	BA, AC	PC	Illegal	*15
	L	L	Н	L	BA, AC	PCA	Illegal	
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS/EMRS	Illegal	

Current State	cs	RAS	CAS	WE	Address	Command	Function	Notes
	Н	Х	Х	Χ	Х	DESL	NOP (Bank Active after Iwrl)	
	L	Н	Н	Н	Х	NOP	NOP (Bank Active after Iwrl)	
	L	Н	Н	L	_	_	Illegal	
	L	Н	L	Н	BA, CA, AC	RD/RDA	Illegal	
Write	L	Н	L	L	BA, CA, AC	WR/WRA	New Write; Determine AC	
Recovering	L	L	Н	Н	BA, RA	ACTV	Illegal	
	L	L	Н	L	BA, AC	PC	Illegal	*15
	L	L	Н	L	BA, AC	PCA	Illegal	
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS/EMRS	Illegal	
	Н	Х	Х	Х	Х	DESL	NOP (Idle after IwaL)	
	L	Н	Н	Н	Х	NOP	NOP (Idle after IwaL)	
	L	Н	Н	L	_	_	Illegal	
Write	L	Н	L	Н	BA, CA, AC	RD/RDA	Illegal	*17
Recovering	L	Н	L	L	BA, CA, AC	WR/WRA	Illegal	*17
with Auto- Close	L	L	Н	Н	BA, RA	ACTV	Illegal	*15
Close	L	L	Н	L	BA, AC	PC	Illegal	*15
	L	L	Н	L	BA, AC	PCA	Illegal	
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS/EMRS	Illegal	
	Н	Х	Х	Χ	Х	DESL	NOP (Idle after IREFC)	
	L	Н	Н	Χ	Х	NOP	NOP (Idle after IREFC)	
Refreshing	L	Н	L	Χ	X	RD/RDA/ WR/WRA	Illegal	
	L	L	Н	Х	Х	ACTV/ PC/PCA	Illegal	
	L	L	L	Χ	Х	REF/SELF/ MRS/EMRS	Illegal	

#### **OPERATION COMMAND TABLE (Continued)**

Current State	CS	RAS	CAS	WE	Address	Command	Function Notes
	Н	Х	Χ	Χ	Х	DESL	NOP (Idle after IRSC)
	L	Н	Н	Н	Х	NOP	NOP (Idle after IRSC)
Mode	L	Н	Н	L	_	_	Illegal
Register Setting	L	Н	L	Х	Х	RD/RDA/ WR/WRA	Illegal
	L	L	Х	Х	Х	ACTV/PC/PCA/ REF/SELF/ MRS/EMRS	Illegal

Abbreviations: RA = Row Address BA = Bank Address CA = Column Address AC = Auto Close

Notes: \*13. All entries assume the  $\overline{PD}$  was High during the proceeding clock cycle and the current clock cycle.

- \*14. Entry may affect other banks.
- \*15. Illegal to bank in specified state; entry may be legal in the bank specified by BA, depending on the state of that bank.
- \*16. Illegal if any bank is not idle.
- \*17. Entry may legal specified by BA if applicable AC specification are satisfied.

## COMMAND TRUTH TABLE FOR $\overline{\text{PD}}$

Current	P	D	cs	RAS	CAS	WE	Address	Function Notes
State	(n-1)	(n)	)	INAG	CAS	**	Address	i unction inotes
	Н	Χ	Х	Х	Х	Х	Х	Invalid
	L	Н	Н	Х	Х	Х	Х	Exit Self-refresh (Idle after ILOCK)
	L	Н	L	Н	Н	Н	Х	Exit Self-refresh (Idle after ILOCK)
Self- refresh	L	Н	L	Н	Н	L	Х	Illegal
10110011	L	Н	L	Н	L	Х	Х	Illegal
	L	Н	L	L	Х	Х	Х	Illegal
	L	L	Х	Х	Х	X	Х	NOP (Maintain Self-refresh)
	L	Х	Χ	Х	Х	Х	Х	Invalid
	Н	Н	Н	Х	Х	Х	Х	Idle after ILOCK
Self-	Н	Н	L	Н	Н	Н	Х	Idle after ILOCK
refresh	Н	Н	L	Н	Н	L	Х	Illegal
Recovery	Н	Н	L	Н	L	Х	Х	Illegal
	Н	Н	L	L	Х	Х	Х	Illegal
	Н	L	Х	Х	Х	Х	Х	Illegal
	Н	Х	Х	Х	Х	Х	Х	Invalid
	L	Н	Н	Х	Х	Х	Х	Exit Power Down (Idle after tpde)
	L	Н	L	Н	Н	Н	Х	Exit Power Down (Idle after tpde)
Power Down	L	Н	L	Н	Н	L	Х	Illegal
	L	Н	L	Н	L	Х	Х	Illegal
	L	Н	L	L	Х	Χ	Х	Illegal
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Power Down Mode)

# COMMAND TRUTH TABLE FOR $\overline{PD}$ (continued)

Current			cs	RAS	CAS	WE	Address	Function Notes
State	(n-1)	(n)	CS	KAS	CAS	VVE	Audress	runction Notes
	Н	Н	Х	Х	Х	Х	Х	Refer to the Command Truth Table.
	Н	L	Н	Х	Х	Х	Х	Power Down Entry *18
	Н	L	L	Н	Н	Н	Х	Power Down Entry *18
All	Н	L	L	Н	Н	L	Х	Illegal
Banks	Н	L	L	Н	L	Х	Х	Illegal
Idle	Н	L	L	L	Н	Х	Х	Illegal
	Н	L	L	L	L	Н	Х	Self-refresh Entry
	Н	L	L	L	L	L	Х	Illegal
	L	Χ	Х	Х	Х	Х	Х	Invalid
	Н	Н	Х	Х	Х	Х	Х	Refer to the Command Truth Table.
Bank Active	Н	L	Х	Х	Х	Х	Х	Illegal
Dank Active	L	Н	Х	Х	Х	Х	Х	Invalid
	L	L	Х	Х	Х	Х	Х	Invalid

## COMMAND TRUTH TABLE FOR PD (continued)

Current	P	D	CS	RAS	CAS	WE	Address	Function Notes
State	(n-1)	(n)	CS	INAG	CAS	VVL	Audiess	i unction Notes
	Н	Н	Х	Х	Х	Х	Х	Refer to the Command Truth Table.
Read, Write,	Н	L	Х	Х	Х	Х	Х	Illegal *19
Write Page Closing	L	Н	Х	Х	Х	Х	Х	Invalid
	L	L	Х	Х	Х	Х	Х	Invalid
Any State	L	Х	Х	Х	Х	Х	Х	Invalid
Other Than	Н	Н	Х	Х	Х	Х	Х	Refer to the Command Truth Table.
Listed Above	Н	L	Χ	Х	Х	Х	Х	Illegal
	Н	Н	Х	Х	Х	Х	Х	Refer to the Command Truth Table.
	Н	L	Н	Х	Х	Х	Х	Illegal
	Н	L	L	Н	Н	Н	Х	Illegal
	Н	L	L	Н	Н	L	Х	Illegal
Refreshing	Н	L	L	Н	L	Х	Х	Illegal
	Н	L	L	L	Х	Х	Х	Illegal
	L	L	Х	Х	Х	Х	Х	Invalid
	L	Н	Х	Х	Х	Х	Х	Invalid
	Н	Н	Х	Х	Х	Х	Х	Refer to the Command Truth Table.

<sup>\*18.</sup> PDEN and SELF command should only be issued after the last read data have been appeared on DQ.

<sup>\*19.</sup> The Clock Suspend mode is not supported on this device and it is illegal if PD is brought to Low during the Burst Read or Write mode.

## **■ STATE DIAGRAM**

### MINIMUM CLOCK LATENCY OR DELAY TIME FOR SINGLE BANK OPERATION

Second command (same bank)  First command	MRS	ACTV	RD	RDA	WR	WRA	PC	*1 PCA	REF	SELF
MRS	Irsc	Irsc					Irsc	Irsc	Irsc	Irsc
ACTV			Ircd	*3 IRCD	Ircow	*3 Ircdw	<b>t</b> ras	<b>t</b> ras		
RD			Іссь	*3	* 2 <b> </b> RWL	*2, 3 <b>I</b> RWL	*3 I <sub>RPL</sub>	*3 <b>I</b> RPL		
RDA	*4, 5 <b>I</b> RDA	Irda					*3 <b>I</b> RDA	*3 <b>I</b> RDA	*5 <b>I</b> RDA	*4, 5 IRDA
WR			lwrl	*3 <b>I</b> WRL	Іссь	*3 Iccd	*3 <b>I</b> WPL	*3 <b>I</b> WPL		
WRA	*5 <b>I</b> WAL	IWAL					*3 <b>I</b> WAL	*3 <b>I</b> WAL	*5 <b>I</b> WAL	*5 <b>I</b> WAL
PC	*4, 5 <b>t</b> PCL	<b>t</b> PCL					1	*3 1	*5 <b>t</b> PCL	*4, 5 <b>t</b> PCL
PCA	*4 <b>t</b> PCAL	<b>t</b> PCAL					1	1	<b>t</b> PCAL	*4 <b>t</b> PCAL
REF	trefc	trefc					trefc	trefc	trefc	<b>t</b> REFC
SELFX	Ісоск	Ісоск					Ісоск	Ісоск	Ісоск	Ісоск

Notes: \*1. Assume PCA command does not affect any operation on the other banks.

- \*2. Assume no I/O conflict.
- \*3. tras must be satisfied.
- \*4. Assume all outputs are in High-Z state. \*5. Assume all other banks are in idle state.


Illegal Command
megai command

#### MINIMUM CLOCK LATENCY OR DELAY TIME FOR MULTIPLE BANK OPERATION

Second command (other bank) '9	MRS	ACTV	*7 RD	*7 RDA	*7 WR	*7 WRA	*8 PC	*1, 8 PCA	REF	SELF
command	Irsc	Irsc					Irsc	Irsc	Irsc	Irsc
ACTV		*5 IRRD	*10 <b>1</b>	*3, 10 <b>1</b>	*2, 10 <b>1</b>	*2, 10 <b>1</b>	1	tras		
RD		*5 <b>1</b>	Ісво	*8 ICBD	*2 I <sub>RWL</sub>	*2, 8 <b>I</b> RWL	1	*3 IRPL		
RDA	*6 I <sub>RDA</sub>	*5 1	*4 ICBD	*3 ICBD	*2 <b>I</b> RWL	*2 IRWL	1	I <sub>RDA</sub>	*6 I <sub>RDA</sub>	*4, 6 <b>I</b> RDA
WR		*5 <b>1</b>	<b>I</b> WRD	*3 <b>I</b> WRD	Ісво	*3 ICBD	1	*3 IWPL		
WRA	*6 <b>I</b> WAL	*5 1	<b>I</b> WRD	*3 <b>I</b> WRD	Ісво	Ісво	1	Iwal	*6 <b>I</b> WAL	*6 <b>I</b> WAL
PC	*6 <b>t</b> PCL	*5 <b>1</b>	*10 <b>1</b>	*3, 10 <b>1</b>	*2, 10 <b>1</b>	*2, 10 <b>1</b>	1	1	*6 <b>t</b> PCL	*4, 6 <b>t</b> PCL
PCA	<b>t</b> PCAL	<b>t</b> PCAL					1	1	<b>t</b> PCAL	*4 <b>t</b> PCAL
REF	trefc	trefc					trefc	trefc	trefc	trefc
SELFX	Ісоск	Ісоск					Ісоск	Ісоск	Ісоск	Ісоск

Notes: \*1. Assume PCA command does not affect any operation on the other bank(s).

- \*2. Assume no I/O conflict.
- \*3. tras must be satisfied.
- \*4. Assume all outputs are in High-Z state.
- \*5. Assume applicable bank is in idle state.
- \*6. Assume all other banks are in idle state.
- \*7. Assume the other bank(s) is in active state and IRCD or IRCDW is satisfied.
- \*8. Assume the other bank(s) is in active state and tras is satisfied.
- \*9. Second command have to follow the minimum clock latency or delay time of single bank operation in other bank (second command is asserted.)
- \*10. Assume other banks are not in RD/RDA/WR/WRA state.
- Illegal Command.



#### **■ FUNCTIONAL DESCRIPTION**

#### **DDR, Double Data Rate Function**

The regular SDRAM read and write cycle have only used the rising edge of external clock input. When clock signal goes to High from Low at the read mode, the read out data will be available at every rising clock edge after the specified latency up to burst length. The MB81N643289 DDR FCRAM features a twice of data transfer rate within a same clock period by transferring data at every rising and falling clock edge. Refer to Figure 3.

#### **FCRAM™**

The MB81N643289 utilizes FCRAM core technology. The FCRAM is an acronym of Fast Cycle Random Access Memory and provides very fast random cycle time, low latency and low power consumption than regular DRAMs.

#### **CLOCK INPUTS (CLK, CLK)**

The MB81N643289 adopts differential clock scheme. CLK is a master clock and its rising edge is used to latch all command and address inputs.  $\overline{\text{CLK}}$  is a complementary clock input.

The MB81N643289 implements Delay Locked Loop (DLL) circuit. This internal DLL tracks the signal cross point between CLK and CLK and generate some clock cycle delay for the output buffer control at Read mode.

The internal DLL circuit requires some Lock-on time for the stable delay time generation. In order to stabilize the delay, a constant stable clock input for llock period is required during the Power-up initialization and a constant stable clock input for llock period is also required after Self-refresh exit as specified llock prior to the any command.

### POWER DOWN (PD)

PD is a synchronous input signal and enables power down mode.

When all banks are in idle state,  $\overline{PD}$  controls Power Down (PD) and Self-refresh mode. The PD and Self-refresh is entered when  $\overline{PD}$  is brought to Low and exited when it returns to High.

During the Power Down and Self-refresh mode, both CLK and CLK are disabled after specified time.

PD does not have a Clock Suspend function unlike CKE pin of regular SDRAMs, and it is illegal to bring PD into Low if any read or write operation is being performed. For the detail, refer to Timing Diagrams.

It is recommended to maintain  $\overline{PD}$  to be Low until  $V_{DD}$  gets in the specified operating range in order to assure the power-up initialization.

### CHIP SELECT (CS)

 $\overline{\text{CS}}$  enables all commands inputs,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{WE}}$ , and address input. When  $\overline{\text{CS}}$  is High, all command signals are negated but internal operation such as burst cycle will not be suspended.

#### COMMAND INPUTS (RAS, CAS and WE)

As well as regular SDRAMs, each combination of RAS, CAS and WE input in conjunction with CS input at a rising edge of the CLK determines FCRAM operation. Refer to ■FUNCTION TRUTH TABLE".

#### BANK ADDRESS (BA<sub>0</sub> to BA<sub>2</sub>)

The MB81N643289 has eight internal banks and each bank is organized as 256K words by 32-bit. Bank selection by BA occurs at Bank Active command (ACTV) followed by read (RD or RDA), write (WR or WRA), and Page Close(PC) command.

### ADDRESS INPUTS (Ao to A10)

Address input selects an arbitrary location of a total of 2,097,152 words of each memory cell matrix within each bank. A total of twenty address input signals are required to decode such a matrix. The MB81N643289 adopts an address multiplexer in order to reduce the pin count of the address line. At a Bank Active command (ACTV), eleven Row addresses are initially latched as well as three bank addresses and the remainder of seven Column addresses are then latched by a Column address strobe command of either a read command (RD or RDA) or write command (WR or WRA).

#### DATA STROBE (DQS<sub>0</sub> to DQS<sub>3</sub>)

DQS<sub>0</sub> to DQS<sub>3</sub> are bi-directional signal and represent byte 0 to byte 3, respectively. During Read operation, DQS<sub>0</sub> to DQS<sub>3</sub> provides the read data strobe signal that is intended to use input data strobe signal at the receiver circuit of the controller(s). It turns Low before first data is coming out and toggle High to Low or Low to High till end of burst read. Refer to Figure 3 for the timing example.

The CAS Latency is specified to the first Low to High transition of these DQSo to DQSo output.

During the write operation, DQS<sub>0</sub> to DQS<sub>3</sub> are used to latch write data and Data Mask signals. As well as the behavior of read data strobe, the first rising edge of DQS<sub>0</sub> to DQS<sub>3</sub> input latches first input data and following falling edge of DQS<sub>0</sub> to DQS<sub>3</sub> signal latches second input data. This sequence shall be continued till end of burst count. Therefore, DQS<sub>0</sub> to DQS<sub>3</sub> must be provided from controller that drives write data.

Note that DQS₀ to DQS₃ input signal should not be tristated from High at the end of write mode.

#### DATA INPUTS AND OUTPUTS (DQ0 to DQ31)

Input data is latched by DQS<sub>0</sub> to DQS<sub>3</sub> input signal and written into memory. After the (CL-1) clock cycle from the Write command, data input is started from the rising edge of DQS. Output data is obtained together with DQS<sub>0</sub> to DQS<sub>3</sub> output signals at programmed read CAS latency.

The polarity of the output data is identical to that of the input. Data is valid after DQS<sub>0</sub> to DQS<sub>3</sub> output signal transitions ( $t_{QSQV}$ ) as specified in Data Valid Time ( $t_{QSQV}$ ).

#### WRITE DATA MASK (DMo to DM3)

 $DM_0$  to  $DM_3$  are active High enable inputs and represent byte 0 to byte 3 respectively.  $DM_0$  to  $DM_3$  have a data input mask function, and are also sampled by  $DQS_0$  to  $DQS_3$  input signal together with input data.

During write cycle,  $DM_0$  to  $DM_3$  provide byte mask function. When DMx = High is latched by a  $DQS_0$  to  $DQS_3$  signal edge, data input at the same edge of  $DQS_0$  to  $DQS_3$  is masked.

During read cycle, the DM<sub>0</sub> to DM<sub>3</sub> inactive and does not have any effect on read operation. Refer to DM TRUTH TABLE.

#### **BURST MODE OPERATION AND BURST TYPE**

The burst mode provides faster memory access and MB81N643289 read and write operations are burst oriented. The burst mode is implemented by keeping the same Row address and by automatic strobing Column address in every single clock edge till programmed burst length(BL). Access time of burst mode is specified as tac. The internal column address counter operation is determined by a mode register which defines burst type(BT) and burst count length(BL) of 2, 4 or 8 bits of boundary.

The burst type is sequential only. The sequential mode is an incremental decoding scheme within a boundary address to be determined by count length, it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to the least significant address(= 0). If the first access of column address is even (0), the next address will be odd (1), or vice-versa.

Burst Length	Starting Column Address A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	Sequential Mode
2	X X 0	0 – 1
2	X X 1	1 – 0
	X 0 0	0-1-2-3
4	X 0 1	1-2-3-0
4	X 1 0	2-3-0-1
	X 1 1	3-0-1-2
	0 0 0	0-1-2-3-4-5-6-7
	0 0 1	1-2-3-4-5-6-7-0
	0 1 0	2-3-4-5-6-7-0-1
8	0 1 1	3-4-5-6-7-0-1-2
0	1 0 0	4-5-6-7-0-1-2-3
	1 0 1	5-6-7-0-1-2-3-4
	1 1 0	6-7-0-1-2-3-4-5
	1 1 1	7-0-1-2-3-4-5-6

#### PAGE CLOSE AND PAGE CLOSE OPTION (PC, PCA)

The DDR FCRAM memory core is the same as conventional DRAMs', requiring Page close and refresh operations. Page close rewrites the bit line and to reset the internal Row address line and is executed by the Page close operation (PC or PCA). With the Page close operation, DDR SDRAM will automatically be in standby state after specified precharge time (tpcL).

The Page closed bank is selected by combination of AC and bank address (BA) when Page close command is issued. If AC = High, all banks are Page closed regardless of BA (PCA command). If AC = Low, a bank to be selected by BA is Page closed (PC command).

The auto-pageclose enters Page close mode at the end of burst mode of read or write without Page close command issue. This auto-pageclose is entered by AC = High when a Read (RD) or Write (WR) command is issued.

Refer to "■FUNCTION TRUTH TABLE".

#### **AUTO-REFRESH (REF)**

Auto-refresh uses the internal refresh address counter. The MB81N643289 Auto-refresh command (REF) automatically generates Bank Active and Page close command internally. All banks of SDRAM should be Page closed prior to the Auto-refresh command. The Auto-refresh command should also be issued within every 8  $\mu$ s period.

#### **SELF-REFRESH ENTRY (SELF)**

Self-refresh function provides automatic refresh by an internal timer as well as Auto-refresh and will continue the refresh operation until cancelled by SELFX.

The Self-refresh mode is entered by applying an Auto-refresh command in conjunction with  $\overline{PD}$  = Low (SELF). Once MB81N643289 enters the self-refresh mode, all inputs except for  $\overline{PD}$  can be either logic high or low level state and outputs will be in a High-Z state. During Self-refresh mode,  $\overline{PD}$  = Low should be maintained. SELF command should only be issued after last read data has been appeared on DQ.

Note: When the burst refresh method is used, a total of 4096 auto-refresh commands within 4 ms must be asserted prior to the self-refresh mode entry.

#### **SELF-REFRESH EXIT (SELFX)**

To exit Self-refresh mode,  $\overline{PD}$  must bring to High for at least 2 clock cycles together with NOP condition. Refer to Timing Diagram for the detail procedure. It is recommended to issue at least one Auto-refresh command just after the tro period to avoid the violation of refresh period.

WARNING: A stable clock for ILOCK period with a constant duty cycle must be supplied prior to applying any command to insure the DLL is locked against the latest device conditions.

Note: When the burst refresh method is used, a total of 4096 auto-refresh commands within 4 ms must be asserted both before the self-refresh entry and after the self-refresh exit.

#### **MODE REGISTER SET (MRS)**

The mode register of SDRAM provides a variety of different operations. The register consists of four operation fields; Burst Length, Burst Type, CAS Latency, and Test Mode Entry (This Test Mode Entry must not be used.) Refer to MODE REGISTER TABLE.

The mode register can be programmed by the Mode Register Set command (MRS). Each field is set by the address line. Once a mode register is programmed, the contents of the register will be held until re-programmed by another MRS command (or part loses power). MRS command should only be issued on condition that all banks are in idle state and all DQS are in High-Z. The condition of the mode register is undefined after the power-up stage. It is required to set each field at power-up initialization.

Refer to POWER-UP INITIALIZATION below.

Note: The Extended Mode Register Set command (EMRS) and its DLL Enable function of EMRS field is only used at power-on sequence.

#### **POWER-UP INITIALIZATION**


The MB81N643289 internal condition at and after power-up will be undefined. Since MB81N643289 adopts the method for two power supplies, which has two different power supply pins for internal core and I/O, it is required to follow the following Power On Sequence to execute read or write operation.

- 1. Apply  $V_{DD}$  voltage to all  $V_{DD}$  pins before or at the same time as  $V_{DDQ}$  pins and attempt to maintain all input signals to be Low state (or at least  $\overline{PD}$  to be Low state).
- 2. Apply VDD voltage to all VDDQ pins before or at the same time as VREF.
- Apply VREF.
- 4. Start clock after all power supplies reached in a specified operating range and maintain stable condition for a minimum of 200μs.
- 5. After the minimum of 200 $\mu$ s stable power and clock, apply NOP condition and take  $\overline{PD}$  to be High state.
- 6. Issue Page Close All Banks (PCA) command or Page Close Single Bank (PC) command to every
- 7. Issue EMRS to enable DLL, DE = Low.
- 8. Issue Mode Register Set command (MRS) to reset DLL, DR = High. An additional clock input for ILOCK\*1 period is required to lock the DLL.
- 9. Apply minimum of two Auto-refresh command (REF).\*2
- 10. Program the mode register by Mode Register Set command (MRS) with DR = Low.\*2
- \*1:. The ILOCK depends on operating clock period. The ILOCK is counted from "DLL Reset" at step-8 to any command input at step-10.
- \*2: . The Mode Register Set command (MRS) can be issued before two Auto-refresh cycle (REF).


#### **POWER-DOWN**

The MB81N643289 uses multiple power supply voltage. It is required to follow the reversed sequence of above Power On Sequence.

- 1. Take all input signals to be Vss or High-Z.
- 2. Deapply V<sub>DDQ</sub>.
- 3. Deapply VDD after or at the same time as VDDQ.



### **■ MODE REGISTER TABLE**



- \*1: A combination of  $BA_2 = BA_1 = BA_0 = 0$  (Low) selects standard Mode Register.
- \*2: This field must be set as 1.
- \*3: A combination of  $BA_2 = BA_1 = 0$  and  $BA_0 = 1$  (High) selects Extended Mode Register.
- \*4: The RESERVED field must be set as 0.
- \*5: Write latency (WL) = CL-1

## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage of VDD Supply Relative to Vss	Vdd, Vddq	-0.5 to +3.6	V
Voltage at Any Pin Relative to Vss	VIN, VOUT	-0.5 to +3.6	V
Short Circuit Output Current	Іоит	±50	mA
Power Dissipation	Po	2.0	W
Storage Temperature	Тѕтс	-55 to +125	°C


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## **■ RECOMMENDED OPERATING CONDITIONS**

#### (Referenced to Vss)

Parameter N	otes	Symbol	Min.	Тур.	Max.	Unit
		V <sub>DD</sub>	2.3	2.5	2.7	V
Supply Voltage		V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	V
		Vss, Vssq	0	0	0	V
Input Reference Voltage	*3	Vref	VDDQ/2 × 98% (1.15V (Min.))	V <sub>DDQ</sub> /2	V <sub>DDQ</sub> /2 × 102% (1.35V (Max.))	V
Single Ended DC Input High Level		V <sub>IH(DC)</sub>	V <sub>REF</sub> + 0.25	_	V <sub>DDQ</sub> + 0.1	V
Single Ended DC Input Low Level		VIL(DC)	-0.1	_	V <sub>REF</sub> – 0.25	V
Single Ended AC Input High Level	*1	V <sub>IH(AC)</sub>	Vref + 0.35	_	V <sub>DDQ</sub> + 0.1	V
Single Ended AC Input Low Level	*2	VIL(AC)	-0.1	_	VREF - 0.35	V
Differential DC Level Input Voltage		VIN(DC)	-0.1		V <sub>DDQ</sub> + 0.1	V
Differential DC Level Differential Input Voltage		Vswing(DC)	0.50	_	V <sub>DDQ</sub> + 0.2	V
Differential AC Level Differential Input Voltage		Vswing(AC)	0.70	_	V <sub>DDQ</sub> + 0.2	V
Differential AC Level Input Cross Point Voltage	)	V <sub>X(AC)</sub>	V <sub>DDQ</sub> /2 - 0.2	V <sub>DDQ</sub> /2	V <sub>DDQ</sub> /2 + 0.2	V
Differential Input Signal Offset Voltage	*4	VISO(AC)	V <sub>DDQ</sub> /2 - 0.2	V <sub>DDQ</sub> /2	V <sub>DDQ</sub> /2 + 0.2	V
Ambient Temperature		TA	0	_	70	°C

#### Notes:




- \*3.  $V_{REF}$  is expected to track variations in the DC level of  $V_{DDQ}$  of the transmitting device. Peak-to-Peak noise level on  $V_{REF}$  may not exceed  $\pm$  2% of the supplied DC value.
- \*4. VISO means {VIN(CLK) + VIN(CLK)} / 2. Refer to Differential Input Signal Definition.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

#### **Differential Input Signal Definition**



#### **■ CAPACITANCE**

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input Capacitance, Address & Control	C <sub>IN1</sub>	2.5	_	3.5	pF
Input Capacitance, CLK & CLK	C <sub>IN2</sub>	2.5	_	3.5	pF
Input Capacitance, DMo to DM3	Сімз	4.0	_	5.5	pF
I/O Capacitance	C <sub>I/O</sub>	4.0	_	5.5	pF

## **■ DC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.) Note \*1,\*2,\*3

	meter		Condition	Va	lue	Unit
Parai	meter	Symbol	Condition	Min.	Max.	Unit
Output Minimum Sou	rce DC Current *4	IOH(DC)	$V_{DDQ}$ = 2.3V for Min., 2.7V for Max. $V_{OH}$ = $V_{DDQ}$ -0.2V	-4.0	-6.8	mA
Output Minimum Sink	CDC Current *4	IOL(DC)	$V_{DDQ} = 2.3V$ for Min., 2.7V for Max. $V_{OL} = +0.2V$	1 /111   6 8		mA
Input Leakage Currer	nt (any input)	lu	$0 \text{ V} \leq V_{IN} \leq V_{DD}$ ; All other pins not under test = $0 \text{ V}$	-10	10	μА
Output Leakage Curr	ent	Іго	0 V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> ; Data out disabled	-10	10	μА
VREF Current		IREF		-10	10	μΑ
Operating Current (Average Power Supply Current)	MB81N643289-50		Burst Length = 2 tcκ = Min., tκc = Min. for BL = 2 One bank active,		450	mA
	MB81N643289-60	I <sub>DD1S</sub>	Address change up to 3 times during t <sub>RC</sub> (Min.)  0 V ≤ V <sub>IN</sub> ≤ V <sub>IL</sub> (Max.), V <sub>IH</sub> (Min.) ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>		385	
Otan III O mant	MB81N643289-50		PD = V <sub>IH</sub> , tck = Min. All banks idle, NOP commands only,		85	A
Standby Current	MB81N643289-60	DD2N	Input signals (except to CMD) are changed one time during 20 ns $0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}$ (Max.), $\text{V}_{\text{IH}}$ (Min.) $\leq \text{V}_{\text{IN}} \leq \text{V}_{\text{DD}}$	1	75	mA .
Power Down Current		DD2P	PD = V <sub>IL</sub> , tc <sub>K</sub> = Min. All banks idle, 0 V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>		35	mA
Active Standby	MB81N643289-50		PD = V <sub>IH</sub> , tc <sub>K</sub> = Min. All banks Active, NOP commands only,	_	235	^
(Power Supply Current)	MB81N643289-60	DD3N	Input signals (except to CMD) are changed one time during 20 ns 0 V ≤ V <sub>IN</sub> ≤ V <sub>IL</sub> (Max.), V <sub>IH</sub> (Min.) ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>		200	- mA

(Continued)

## (Continued)

Paran	notor	Symbol	Condition	Va	Unit		
Paran	neter	Symbol	Condition	Min.	Max.	Unit	
Burst Read Current	MB81N643289-50		Burst Length = 4, CAS Latency = 3, All bank active,		510		
(Average Power Supply Current)	MB81N643289-60	IDD4R	Gapples data, tck = Min., $0 \ V \le Vin \le Vil (Max.),$ $Vih (Min.) \le Vin \le Vdd$	_	430	mA	
Burst Write Current	MB81N643289-50		Burst Length = 4, CAS Latency = 3, All bank active,		595		
(Average Power Supply Current)	MB81N643289-60	IDD4W	Gapless data, tck = Min., $0 \ V \le VIN \le VIL (Max.),$ $VIH (Min.) \le VIN \le VDD$	_	510	mA	
Auto-refresh Current	MB81N643289-50	IDD5	Auto-refresh; tcκ = Min., trefc = Min.		320	m ^	
(Average Power Supply Current)	MB81N643289-60	1005	$0 \text{ V} \leq \text{Vin} \leq \text{Vil} (\text{Max.}),$ Vih $(\text{Min.}) \leq \text{Vin} \leq \text{Vdd}$	Max.), 430  Max.), 595  Max.), 505  = Min. Max.), 700  Max.), 700	IIIA		
Self-refresh Current (Average Power Supp	oly Current)	I <sub>DD6</sub>		_	5	mA	


Notes: \*1. All voltages referenced to Vss.


<sup>\*2.</sup> DC characteristics are measured after following the POWER-UP INITIALIZATION procedure.

<sup>\*3.</sup> IDD depends on the output termination or load conditions, clock cycle rate, and number of address and command change within certain period. The specified values are obtained with the output open.

<sup>\*4.</sup> Refer to output characteristics for the detail.

#### **OUTPUT CHARACTERISTICS**





## **■** AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Note \*1,\*2,\*3

AC PARAMETERS (CAS LATENCY DEPENDENT)

Parameter	Symbol		MB81N6	43289-50	MB81N6	Unit	
Farameter	Зу	iliboi	Min.	Max.	) 6.0 10.5 ns	Offic	
Clock Period	tov	CL = 3	5.0	9.0	6.0	10.5	- ns
Clock Fellou	<b>t</b> ck	CL = 2	7.5	10.5	9.0	10.5	

## AC PARAMETERS (ABSOLUTE BALES)

Parameter	Notes	Symbol	MB81N6	43289-50	MB81N6	Unit	
Farameter	Notes	Symbol	Min.	Max.	Min.	Max.	Offic
Input Setup Time (Except for DQS, DM and DQs)	*4	tıs	1.0	_	1.2	_	ns
Input Hold Time (Except for DQS, DM and DQs)	*4	tıн	1.0	_	1.2	_	ns
Data Input Setup Time	*5	<b>t</b> DS	0.6	_	0.7	_	ns
Data Input Hold Time	*5	<b>t</b> DH	0.6	_	0.7	_	ns
DQS First Input Setup Time (Input Preamble Setup Time)	*4	<b>t</b> dspres	0	_	0	_	ns
Input Transition Time	*6	t⊤	0.1	0.8	0.1	0.9	ns
Power Down Exit and Self-refresh Exit Time	*4	<b>t</b> PDE	3.0	_	3.6	_	ns

## BASE VALUES FOR CLOCK COUNT/LATENCY (Note \*7)

Parameter	Notes	Symbol	MB81N6	43289-50	MB81N6	Unit	
			Min.	Max.	Min.	Max.	Oill
Random Cycle Time		<b>t</b> RC	30	_	36	_	ns
Active to Page Close Time		<b>t</b> ras	20	55000	24	55000	ns
Page Close Single Bank to Active		<b>t</b> PCL	10	_	12	_	ns
Page Close All Bank to Active		<b>t</b> PCAL	20	_	24	_	ns
Auto-refresh Cycle Time	*8	<b>t</b> REFC	60	_	72	_	ns
Auto-refresh Interval	*8	<b>t</b> REFI	_	8.0	_	8.0	μs
Time between Refresh	*8	<b>t</b> REF	_	32	_	32	ms
Pause Time after Power-on	*9	<b>t</b> PAUSE	200	_	200	_	μs

## AC PARAMETERS (FREQUENCY DEPENDANT) Note \*10

Parameter	Notes	Symbol	Min.	Max.	Unit
Clock High Time	*4	tсн	0.45 × tск	_	ns
Clock Low Time	*4	<b>t</b> cL	0.45 × tск	_	ns
DQS Low to High Input Transition Setup Time from CLK	*4, *11	togss	(CL – 1 – 0.25) × tск	(CL – 1 + 0.25) × tск	ns
DQS First Low Input Hold Time (Input Preamble Hold Time)	*4	<b>t</b> dspreh	0.25 × tск	_	ns
DQS First Low Input Pulse Width (Input Preamble Pulse Width)		<b>t</b> dspre	0.4 × tск	_	ns
DQS Last Low Input Hold Time (Input Postamble Hold Time)		tdspst	0.4 × tск	_	ns
DQ, DQS, DM Input Pulse Width		<b>t</b> DIPW	0.35 × tск	_	ns
DQS Input Falling Edge to Clock Setup Time		<b>t</b> oss	0.2 × tck (1.5 ns (Min.))	_	ns
DQS Input Falling Edge to Clock Hold Time		<b>t</b> osh	0.2 × tcκ (1.5 ns (Min.))	_	ns
DQS Access Time from Clock	*4	<b>t</b> ckqs	- 0.1 × tcк - 0.2	0.1 × tcк + 0.2	ns
Data Access Time from CLK	*4	<b>t</b> AC	- 0.1 × tcк - 0.2	0.1 × tcк + 0.2	ns
Data Output Valid Time		<b>t</b> он	− 0.1 × tcк − 0.2	0.1 × tcк + 0.2	ns
DQS Output in Low-Z (Output Preamble Setup Time)	*4, *12	<b>t</b> qsLz	− 0.1 × tcк − 0.2	_	ns
DQS First Low Output Hold Time (Output Preamble Hold Time)	*4	<b>t</b> qspre	0.9 × tcк – 0.2	1.1 × tcк + 0.2	ns
DQS Last Low Output Hold Time (Output Postamble Hold Time)	*4, *13	taspst	0.4 × tcκ− 0.2	0.6 × tcк+ 0.2	ns
DQS Last Low Output in High-Z from CLK to CLK	*4, *13	<b>t</b> qshz	_	0.1 × tcк + 0.2	ns
DQS Pulse Width		<b>t</b> QSP	0.4 × tcк – 0.2	_	ns
Data Output Valid Time from DQS		<b>t</b> asav	0.4 × tcκ − 0.4	_	ns
Data Output skew from DQS	*5	<b>t</b> asa	- 0.1 × tск	0.1 × tск	ns
DQ Output in Low-Z	*4, *12	<b>t</b> LZ	- 0.1 × tcк - 0.2	_	ns
DQ Output in High-Z	*4, *13	<b>t</b> HZ	- 0.1 × tcк - 0.2	0.1 × tcк + 0.2	ns

## EXAMPLE OF FREQUENCY DEPENDANT AC PARAMETERS (@ Minimum tck)

Parameter		Cumbal	tcк = 5ns		tcк = 6ns		tcк = 7.5ns		tcк = 9ns		tcк = 10.5ns		Unit
		Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Oilit
Clock High Time		<b>t</b> cH	2.3	_	2.7	_	3.4	_	4.1		4.8	_	ns
Clock Low Time		<b>t</b> cL	2.3	_	2.7	_	3.4	_	4.1	_	4.8	_	ns
DQS Low to High Input	CL=2		3.8	6.3	4.5	7.5	5.7	9.4	6.8	11.3	7.9	13.2	
Transition Setup Time from CLK	CL=3	<b>t</b> DQSS	8.8	11.3	10.5	13.5	13.2	16.9	15.8	20.3	18.4	23.7	ns
DQS First Low Input Hold Time (Input Preamble Hold Time)		<b>t</b> DSPREH	1.3	_	1.5	_	1.9	_	2.3	_	2.7		ns
DQS First Low Input Pulse (Input Preamble Pulse Widt		<b>t</b> DSPRE	2.0	_	2.4	_	3.0	_	3.6	_	4.2		ns
DQS Last Low Input Hold T (Input Postamble Hold Time		<b>t</b> dspst	2.0	_	2.4	_	3.0	_	3.6	_	4.2	_	ns
DQ, DQS, DM Input Pulse	Width	<b>t</b> DIPW	1.8	_	2.1	_	2.7	_	3.2	_	3.7	_	ns
DQS Input Falling Edge to 9 Setup Time	Clock	toss	1.5	_	1.5	_	1.5	_	1.8	_	2.1	_	ns
DQS Input Falling Edge to 0 Hold Time	Clock	<b>t</b> osh	1.5	_	1.5	_	1.5	_	1.8	_	2.1	_	ns
DQS Access Time from Clock		<b>t</b> ckqs	-0.7	0.7	-0.8	0.8	-1.0	1.0	-1.1	1.1	-1.3	1.3	ns
Data Access Time from CL	K	<b>t</b> AC	-0.7	0.7	-0.8	0.8	-1.0	1.0	-1.1	1.1	-1.3	1.3	ns
Data Output Valid Time		<b>t</b> он	-0.7	0.7	-0.8	0.8	-1.0	1.0	-1.1	1.1	-1.3	1.3	ns
DQS Output in Low-Z (Output Preamble Setup Tir	me)	tqslz	-0.7	-	-0.8	_	-1.0	_	-1.1	_	-1.3	_	ns
DQS First Low Output Hold (Output Preamble Hold Tim		<b>t</b> QSPRE	4.3	5.7	5.2	6.8	6.6	8.5	7.9	10.1	9.3	11.8	ns
DQS Last Low Output Hold (Output Postamble Hold Tir		<b>t</b> qspst	1.8	3.2	2.2	3.8	2.8	4.7	3.4	5.6	4.0	6.5	ns
DQS Last Low Output in Hi from CLK to CLK	gh-Z	<b>t</b> qshz	_	0.7	_	0.8	_	1.0	_	1.1	_	1.3	ns
DQS Pulse Width		<b>t</b> QSP	1.8		2.2	_	2.8	_	3.4	_	4.0	_	ns
Data Output Valid Time from DQS		<b>t</b> asav	1.6		2.0	_	2.6	_	3.2	_	3.8	_	ns
Data Output skew from DQS		<b>t</b> asa	-0.5	0.5	-0.6	0.6	-0.8	0.8	-0.9	0.9	-1.1	1.1	ns
DQ Output in Low-Z		<b>t</b> LZ	-0.7	_	-0.8	_	-1.0	_	-1.1	_	-1.3	_	ns
DQ Output in High-Z		<b>t</b> HZ	-0.7	0.7	-0.8	0.8	-1.0	1.0	-1.1	1.1	-1.3	1.3	ns

### **MINIMUM LATENCY - FIXED VALUES**

(The latency values on these parameters are fixed regardless of clock period.)

(The latency values on these parameters are fixe Parameter	Symbol	BL = 2	BL = 4	BL = 8	Unit	
	- <b>,</b>	3	3	3	tск	
RAS (ACT) to CAS (Read) Delay (minimum) (Applicable to same bank)	CL = 3 CL = 2	IRCD	2	2	2	tck tck
DAS (ACT) to CAS (Mitta) Doloy (minimum)	CL = 3		1	1	1	tck
RAS (ACT) to CAS (Write) Delay (minimum) (Applicable to same bank)	CL = 2	IRCDW	1	1	1	t <sub>CK</sub>
Write Command to Read Command Delay Time	CL = 3		2	3	5	tck
(Applicable to other bank in page open)	CL = 2	Iwrd	2	3	5	tck
Read with Auto-close to Next Command Input	CL = 3		3	4	6	tск
Delay (Applicable to same bank)	CL = 2	IRDA	3	4	6	tск
Write with Auto-close Command to Next Command	CL = 3		7	8	10	<b>t</b> cĸ
Input Delay (Applicable to same bank)	CL = 2	Iwal	6	7	9	<b>t</b> cĸ
Read to Page Close Command Delay	CL = 3	_	1	2	4	<b>t</b> cĸ
(Applicable to same bank)	CL = 2	IRPL	1	2	4	<b>t</b> cĸ
Write to Page Close Command Delay	CL = 3		5	6	8	<b>t</b> cĸ
(Applicable to same bank)	CL = 2	WPL	4	5	7	<b>t</b> cĸ
CAS to CAS Delay	CL = 3		1	2	4	<b>t</b> cĸ
(Applicable to same bank)	CL = 2	Icco	1	2	4	<b>t</b> cĸ
CAS to CAS Bank Delay	CL = 3		1	2	4	<b>t</b> cĸ
(Applicable to other bank)	CL = 2	ICBD	1	2	4	<b>t</b> cĸ
Read Command to Write Command Lead Time	CL = 3	I	3	4	6	<b>t</b> cĸ
(Applicable to any bank in page open)	CL = 2	Irwl	3	4	6	<b>t</b> cĸ
Write Command to Read Command Lead time	CL = 3	l	5	6	8	<b>t</b> cĸ
(Applicable to same bank)	CL = 2	Iwrl	4	5	7	<b>t</b> cĸ
Mode Register Set Cycle Time	CL = 3	Irsc	2	2	2	<b>t</b> cĸ
Widde Register Set Cycle Time	CL = 2	IRSC	2	2	2	<b>t</b> cĸ
Power Down Exit to Next Command Input Delay	CL = 3	IPDEX	2	2	2	<b>t</b> cĸ
(Minimum)	CL = 2	IPDEX	2	2	2	<b>t</b> cĸ
Active Command to Next Active	CL = 3	I <sub>RRD</sub>	1	1	1	<b>t</b> cĸ
(Applicable to other bank)	CL = 2	טאאו	1	1	1	<b>t</b> cĸ
PD Low to Command/Address Input Inactive	CL = 3	l <sub>PD</sub>	1	1	1	<b>t</b> cĸ
1 D LOW to Command/Address input mactive	CL = 2	ואט	1	1	1	<b>t</b> cĸ
Clock Lock-on Time *14	tcк <u>&lt;</u> 7.5 ns	Ісоск	400	400	400	<b>t</b> cĸ
Olock Lock-off Tillie 14	7.5 to tck(max)	ILUUK	630	630	630	<b>t</b> cĸ

Notes: \*1. AC characteristics are measured after following the POWER-UP INITIALIZATION procedure and stable clock input with constant clock period and with 50% duty cycle.

- \*2. Access Times assume input slew rate of 1ns/volt between V<sub>REF</sub>+0.35V to V<sub>REF</sub>-0.35V, where V<sub>REF</sub> is V<sub>DDQ</sub>/2, with 1 resistor and 1 capacitor load conditions. Refer to AC TEST LOAD CIRCUIT.
- \*3. V<sub>REF</sub> = 1.25V is a typical reference level for measuring timing of input signals.

  Transition times are measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (Max.) unless otherwise noted.

  Refer to AC TEST CONDITIONS.
- \*4. This parameter is measured from the cross point of CLK and CLK input.
- \*5. This parameter is measured from signal transition point of DQS input crossing VREF level.
- \*6. tr is defined as the transition time between Vih (AC)(min) and Vil (AC)(Max.).
- \*7. All base values are measured from the cross point of the rising edge of CLK and falling edge of CLK at the command input to the cross point of same clock input condition for the next command input.

  All clock counts (= latency) are calculated by a simple formula:

clock count equals base value divided by clock period (round off to a whole number).

$$Clock \ge \frac{Base\ Value}{Clock\ Period}$$
 (Round off a whole number)

- \*8. Total of 4096 REF command must be issued within tref(Max.). tref is a reference value for distributed refresh and specifies the time between one REF command to next REF command except for a condition where PD = L during Self-Refresh mode.
- \*9. Specified when the clock input is started on the condition of the stable supply voltage.
- \*10. This parameter is scalable by actual clock period (tck) and affected by an abrupt change of duty cycle, jitters on clock input, T<sub>A</sub> and level of V<sub>DD</sub> and V<sub>DDQ</sub>.

The internal DLL circuit can adjust delay time against the change of following condition:


 $T_A \le 0.1 \, ^{\circ}\text{C} / 20 \, \text{ns},$   $V_{DD} \le 1 \, \text{mV} / 10 \, \text{ns},$  $V_{DDQ} \le 1 \, \text{mV} / 10 \, \text{ns},$ 

if change rate is bigger than these values, frequency dependent AC parameters affected by DLL jitters.

- \*11. More than 2 signal edge of DQSo to DQS3 should not be input within 1 clock (tck) cycle.
- \*12. Low-Z (Low Impedance State) is specified and measured at  $V_{DD}$  /  $2 \pm 200$  mV from steady state.
- \*13. thz are specified where output buffer is no longer driven.
- \*14. Clock period must satisfy specified tck and it must be stable.

Applicable also if device operating conditions such as supply voltages, case temperature, and/or clock frequency (tck difference must be 0.2 ns or less) is changed during any operation.

Fig. 7 - EXAMPLE OF AC TEST LOAD CIRCUIT (2.5 V CMOS Source Termination)





Note: By adding appropriate correlation factors to the test conditions, t<sub>AC</sub> and t<sub>OH</sub> measured when the Output is coupled to the Output Load Circuit are within specifications.


### **AC TEST CONDITIONS**


Parameters	Symbol	Value	Unit
Single-end Input			•
Input High Level	ViH	Vref+0.35	V
Input Low Level	VıL	V <sub>REF</sub> -0.35	V
Input Reference Level	Vref	V <sub>DDQ</sub> /2	V
Input Slew Rate	SLEW	1.0	V/ns
Differential Input (CLK and CLK)	<u>,                                      </u>		
Input Reference Level	Vr	V <sub>x(AC)</sub> *	V
Input Level	Vswing	0.7	V
Input Slew Rate	SLEW	1.0	V/ns


<sup>\*:</sup>  $V_X$  means the actual cross point between CLK and  $\overline{\text{CLK}}$  input.




























### **■ TIMING DIAGRAMS**

























































### ■ SCITT TEST MODE

#### **ABOUT SCITT**

SCITT (Static Component Interconnection Test Technology) is an XNOR circuit based test technology that is used for testing interconnection between SDRAM and SDRAM controller on the printed circuit boards. SCITT provides inexpensive board level test mode in combination with boundary-scan. The basic idea is simple, consider all output of SDRAM as output of XNOR circuit and each output pin has a unique mapping on the input of SDRAM. The ideal schematic block diagram is as shown below.



It is static and provides easy test pattern that result in a high diagnostic resolution for detecting all open/short faults.

#### **SCITT TEST SEQUENCE**

The followings are the SCITT test sequence. SCITT Test can be executed after power-on and prior to Precharge command in "■FUNCTIONAL DESCRIPTION POWER-UP INITIALIZATION". Once Precharge command is issued to SDRAM, it never get back to SCITT Test Mode during regular operation unless reset power supply for the purpose of a fail-safe way in get in and out of test mode.

- 1. Maintain all input signals (except CLK, \overline{CLK}) to be Low state (or at least \overline{PD} to be Low state) and maintain CLK and \overline{CLK} to be complementary state (CLK = H, \overline{CLK} = L or CLK = L, \overline{CLK} = H).
- 2. Apply V<sub>DD</sub> voltage to all V<sub>DD</sub> pins before or at the same time as V<sub>DDQ</sub> pins.
- 3. Apply  $V_{DD}$  voltage to all  $V_{DDQ}$  pins before or at the same time as  $V_{REF}$ .
- 4. Apply VREF.
- 5. Maintain stable power for a minimum of 100μs.
- 6. Enter SCITT test mode.
- 7. Execute SCITT test.
- 8. Exit from SCITT mode.

It is required to follow Power On Sequence to execute read or write operation.

- Start clock after all power supplies reached in a specified operating range and maintain stable condition for a minimum of 200μs.
- 10. After the minimum of 200 $\mu$ s stable power and clock, apply NOP condition and take  $\overline{PD}$  to be High state.
- Issue Page Close All Banks (PCA) command or Page Close Single Bank (PC) command to every banks.
- 12. Issue EMRS to enable DLL, DE = Low.
- 13. Issue Mode Register Set command (MRS) to reset DLL, DR = High. An additional clock input for ILOCκ\*1 period is required to lock the DLL.
- 14. Apply minimum of two Auto-refresh command (REF).\*2
- 15. Program the mode register by Mode Register Set command (MRS) with DR = Low.\*2

The 6,7,8 steps define the SCITT mode available. It is possible to skip these steps if necessary (Refer to "■ FUNCTIONAL DESCRIPTION POWER-UP INITIALIZATION").

- Notes: \*1. The ILOCK depends on operating clock period. The ILOCK is counted from "DLL Reset" at step-13 to any command input at step-15.
  - \*2. The Mode Register Set command (MRS) can be issued before two Auto-refresh cycle.

### **COMMAND TRUTH TABLE Note \*1**

	Control			Input				Output			
	CAS	<u>cs</u>	PD	WE	RAS	A <sub>0</sub> to A <sub>10</sub> , BA <sub>0</sub> to BA <sub>2</sub>	DM <sub>0</sub> to DM <sub>3</sub>	CLK	CLK	DQ <sub>0</sub> to DQ <sub>31</sub>	DQS₀ to DQS₃
SCITT mode entry	□ 1 *2	- 1		Х	Х	Х	Х	Н	L	х	Х
Scri i mode entry		_	_	^	^	^		L	Н		
SCITT mode exit	L→H *3	H *5	L *5	Χ	Х	Х	Χ	Х	Χ	Χ	Х
SCITT mode output enable *4	L	L	Н	V	V	V	V	٧	V	V	V

Notes: \*1. L = Logic Low, H = Logic High, V = Valid, X = either L or H

<sup>\*2.</sup>The SCITT mode entry command assumes the first  $\overline{\text{CAS}}$  falling edge with  $\overline{\text{CS}} = \overline{\text{PD}} = L$  and CLK,  $\overline{\text{CLK}}$  signals are complementary after power on.

<sup>\*3.</sup> The SCITT mode exit command assumes the first CAS rising edge after the test mode entry.

<sup>\*4.</sup> Refer the test code table.

<sup>\*5.</sup>  $\overline{CS} = H$  or  $\overline{PD} = L$  is necessary to disable outputs in SCITT mode exit.

#### **TEST CODE TABLE**

DQ<sub>0</sub> to DQ<sub>31</sub> and DQS<sub>0</sub> to DQS<sub>3</sub> output data is static and is determined by following logic during the SCITT mode operation.

```
DQ_0 = \overline{RAS}  xnor  A_0
                                                                   DQ_{12} = \overline{RAS}  xnor BA_0
                                                                                                                                     DQ_{24} = A_0 \text{ xnor } A_4
DQ_1 = \overline{RAS} \times A_1
                                                                  DQ_{13} = \overline{RAS} \times SA_2
                                                                                                                                     DQ_{25} = A_0 \text{ xnor } A_5
DQ_2 = \overline{RAS}  xnor  A_2
                                                                  DQ_{14} = \overline{RAS} \times DM_0
                                                                                                                                     DQ_{26} = A_0 \text{ xnor } A_6
DQ_3 = \overline{RAS} \times A_3
                                                                  DQ_{15} = \overline{RAS} \times DM_1
                                                                                                                                     DQ_{27} = A_0 \text{ xnor } A_7
DQ_4 = \overline{RAS} \times A_4
                                                                  DQ_{16} = \overline{RAS} \times DM_2
                                                                                                                                     DQ_{28} = A_0 \text{ xnor } A_8
DQ_5 = \overline{RAS} \times A_5
                                                                  DQ_{17} = \overline{RAS}  xnor  DM_3
                                                                                                                                     DQ_{29} = A_0 \text{ xnor } A_9
DQ_6 = \overline{RAS} \times A_6
                                                                  DQ_{18} = \overline{RAS} \times CLK
                                                                                                                                     DQ_{30} = A_0 \text{ xnor } A_{10}
DQ_7 = \overline{RAS} \times A_7
                                                                  DQ_{19} = \overline{RAS} \times \overline{CLK}
                                                                                                                                     DQ_{31} = A_0 \text{ xnor } BA_0
DQ_8 = \overline{RAS} \times A_8
                                                                  DQ_{20} = \overline{RAS} \times \overline{WE}
                                                                                                                                     DQS_0 = A_0 \times BA_1
DQ_9 = \overline{RAS} \times A_9
                                                                  DQ_{21} = A_0 \text{ xnor } A_1
                                                                                                                                     DQS_1 = A_0 \times BA_2
DQ_{10} = \overline{RAS} \times A_{10}
                                                                  DQ_{22} = A_0 \text{ xnor } A_2
                                                                                                                                     DQS_2 = A_0 \text{ xnor } DM_0
DQ_{11} = \overline{RAS} \times SA_1
                                                                  DQ_{23} = A_0 \text{ xnor } A_3
                                                                                                                                     DQS_3 = A_0 \text{ xnor } DM_1
```


### • EXAMPLE OF TEST CODE TABLE


0 = input Low, 1 = input High, L = output Low, H = output High


### **AC SPECIFICATION**


Parameter	Description	Minimum	Maximum	Units
<b>t</b> ⊤s	Test mode entry set up time	10	_	ns
tтн	Test mode entry hold time	10	_	ns
<b>t</b> epd	Test mode exit to power on sequence delay time	10	_	ns
<b>t</b> TLZ	CS, CKE to output in Low-Z time	0	_	ns
<b>t</b> THZ	CS, CKE to output in High-Z time	0	20	ns
<b>t</b> TCA	Test mode access time from control signals (clock enable & chip select)	_	40	ns
<b>t</b> tia	Test mode Input access time	_	20	ns
<b>t</b> тон	Test mode Output Hold time	0	_	ns
<b>t</b> etd	Test mode entry to test delay time	10	_	ns
tтıн	Test mode input hold time	30	_	ns


### **TIMING DIAGRAMS**


















### **■** ORDERING INFORMATION

Part number	Package	Remarks			
MB81N643289-50FN	86-pin plastic TSOP(II)				
MB81N643289-60FN	(FPT-86P-M01)	_			

### **■ PACKAGE DIMENSIONS**



## **FUJITSU LIMITED**

For further information please contact:

#### **Japan**

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku,

Tokyo 163-0721, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

#### North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A. Tel: +1-408-922-9000

Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

#### **Europe**

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10,

D-63303 Dreieich-Buchschlag,

Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fujitsu-fme.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park,

Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmap.com.sg/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu, Seoul 135-280

Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0011

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.).

#### CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.