DS04-27402-3E

ASSP

POWER-VOLTAGE MONITORING IC WITH WATCHDOG TIMER

MB3793-42

DESCRIPTION

The MB3793 is an integrated circuit to monitor power voltage; it incorporates a watchdog timer. A reset signal is output when the power is cut or falls abruptly. When the power recovers normally after resetting, a power-on reset signal is output to microprocessor units (MPUs). An internal watchdog timer with two inputs for system operation diagnosis can provide a fail-safe function for various application systems. There is also a mask option that can detect voltages of 4.9 to 2.4V in 0.1-V steps.

The model number and package code are as shown below.

Model No.	Package code	Detection voltage
MB3793-42	3793-A	4.2 V

FEATURES

- Precise detection of power voltage fall: ±2.5%
- Detection voltage with hysteresis
- Low power dispersion: $I_{CC} = 27 \ \mu A$ (reference)
- Internal dual-input watchdog timer
- Watchdog timer halt function (by inhibition terminal)
- · Independently-set watchdog and reset times
- Mask option for detection voltage (4.9 to 2.4 V, 0.1-V steps)



■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	RESET	Outputs reset	5	Vcc	Power supply
2	CTW	Sets monitoring time	6	INH	Inhibits watchdog timer function
3	СТР	Sets power-on reset hold time	7	CK2	Inputs clock 2
4	GND	Ground	8	CK1	Inputs clock 1

BLOCK DIAGRAM



BLOCK FUNCTIONS

1. Comp. S

Comp. S is a comparator with hysteresis to compare the reference voltage with a voltage (Vs) that is the result of dividing the power voltage (Vcc) by resistors R_1 and R_2 . When Vs falls below 1.24 V, a reset signal is output. This function enables the MB3793 to detect an abnormality within 1 μ s when the power is cut or falls abruptly.

2. Comp. O

Comp. O is a comparator to control the reset signal (RESET) output and compares the threshold voltage with the voltage at the CTP terminal for setting the power-on reset hold time. When the voltage at the CTP terminal exceeds the threshold voltage, resetting is canceled.

3. Reset output buffer

Since the reset (RESET) output buffer has CMOS organization, no pull-up resistor is needed.

4. Pulse generator

The pulse generator generates pulses when the voltage at the CK1 and CK2 clock terminals changes to High from Low level (positive-edge trigger) and exceeds the threshold voltage; it sends the clock signal to the watchdog timer.

5. Watchdog timer

The watchdog timer can monitor two clock pulses. Short-circuit the CK1 and CK2 clock terminals to monitor a single clock pulse.

6. Inhibition terminal

The inhibition (INH) terminal forces the watchdog timer on/off. When this terminal is High level, the watchdog timer is stopped.

7. Flip-flop circuit

The flip-flop circuit RSFF1 controls charging and discharging of the power-on reset hold time setting capacity (C_{TP}). The flip-flop circuit RSFF2 switches the charging accelerator for charging C_{TP} during resetting on/off. This circuit only functions during resetting and does not function at power-on reset.

ABSOLUTE MAXIMUM RATINGS

 $(Ta = +25^{\circ}C)$

Parameter		Symbol	Rat	Unit	
		Symbol	Min.	Max.	Onit
Power voltage*		Vcc	-0.3	+7	V
	CK1	Vск1		+7	V
Input voltage*	CK2	Vск2	-0.3		
	INH	Vinh			
Reset output voltage (direct current)	RESET	Іог Іон	-10	+10	mA
Power dissipation (Ta \leq +85°C)		PD		200	mW
Storage temperature		Tstg	-55	+125	°C

*: The power voltage is based on the ground voltage (0 V).

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit		
i di dificici	Symbol	Min.	Тур.	Max.	Onic
Power supply voltage	Vcc	1.2	5.0	6.0	V
Reset (RESET) output current	Іо∟ Іон	-5		+5	mA
Power-on reset hold time setting capacity	Стр	0.001	0.1	10	μF
Watchdog timer monitoring time setting capacity	Стw	0.001	0.1	1	μF
Watchdog timer monitoring time	twp	0.1	—	1500	ms
Operating ambient temperature	Та	-40	+25	+85	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

ELECTRICAL CHARACTERISTICS

1. DC Characteristics

 $(Vcc = +5 V, Ta = +25^{\circ}C)$

Paramotor	Symbol	Conditions		Value			Unit
Farameter	Symbol			Min.	Тур.	Max.	onne
Power current	ICC1	Watchdog ti	mer operation*1	_	27	50	
	Icc2	Watchdog ti	mer halt*2		25	45	μA
	Ve	Vec falling	Ta = +25°C	4.10	4.20	4.30	V
Detection voltage	V SL	vcc rannig	$Ta = -40 \text{ to } +85^{\circ}C$	4.05	4.20	4.35	
Delection voltage	Veu	Vecrising	Ta = +25°C	4.20	4.30	4.40	V
	V SH	veensing	$Ta = -40 \text{ to } +85^{\circ}C$	4.15	4.30	4.45	v
Detection voltage hysteresis difference	Vshys	Vsh - Vsl		50	100	150	mV
CK input throshold voltage	Vсін	—		(1.4)	1.9	(2.5)	V
CK input theshold voltage	Vcil	—		(0.8)	1.3	(1.8)	V
CK input hysteresis	Vchys	—		(0.4)	0.6	(0.8)	V
	Viih			3.5		Vcc	V
ini input voltage	Vii∟	—		0	0	0.8	V
Input current	Ін	Vck = Vcc		_	0	1.0	μA
(CK1,CK2,INH)	IIL	Vск = 0 V		-1.0	0		μA
Deset sutration literat	Vон	IRESET = -5 mA		4.5	4.75		V
Reset output voltage	Vol	IRESET = +5 mA			0.12	0.4	V
Reset-output minimum power voltage	VCCL	IRESET = +50 μA			0.8	1.2	V

*1: At clock input terminals CK1 and CK2, the pulse input frequency is 1 kHz and the pulse amplitude is 0 V to Vcc.

*2: Inhibition input is at High level.

2. AC Characteristics

(Vcc = +5 V	′ , Ta =	+25°C)
-------------	----------	--------

Parameter		Symbol Conditions		Value			Unit
		Symbol	Conditions	Min.	Тур.	Max.	onic
Power-on reset hold time		t PR	$C_{TP} = 0.1 \ \mu F$	80	130	180	ms
Watchdog timer monitoring time		twp	CTW = 0.01 μF CTP = 0.1 μF	7.5	15	22.5	ms
Watchdog timer reset time		twr	$C_{TP} = 0.1 \ \mu F$	5	10	15	ms
CK input pulse duration		tскw	—	500	—		ns
CK input pulse cycle		tскт		20			μs
Reset (RESET) output transition time	Rising	tr*	C∟= 50pF			500	ns
	Falling	tf*	C∟= 50pF			500	ns

*: The voltage range is 10% to 90% at testing the reset output transition time.

■ TIMING DIAGRAM

1. Basic operation (Positive clock pulse)







3. Single-clock input monitoring (Positive clock pulse)







5. Clock pulse input (Positive clock pulse)



6. Inhibition input rising and falling time



OPERATION SEQUENCE

The operation sequence is explained by using "■ TIMING DIAGRAM 1. Basic operation (Positive clock pulse)". The following item numbers correspond to the numbers in "■ TIMING DIAGRAM 1. Basic operation (Positive clock pulse)".

- (1) When the power voltage (Vcc) reaches about 0.8 V (VccL), a reset signal is output.
- (2) When Vcc exceeds the rising-edge detection voltage (VsH), charging of power-on reset hold time setting capacitance (CTP) is started. VsH is about 4.3 V.
- (3) When the voltage at the CTP terminal setting the power-on reset hold time exceeds the threshold voltage (Vth), resetting is canceled and the voltage at the RESET terminal changes to High level to start charging of the watchdog timer monitoring time setting capacitance (CTW). Vth is about 3.6 V.

The power-on reset hold time (tPR) can be calculated by the following equation.

 t_{PR} (ms) $\approx A \times C_{\text{TP}}$ (μF)

Where, A is about 1300.

- (4) When the voltage at the CTW terminal setting the monitoring time reaches High level (V_H), C_{TW} switches to discharging from charging. V_H is about 1.24 V (reference value).
- (5) When clock pulses are input to the CK2 terminal during C_{TW} discharging after clock pulses are input to the CK1 terminal—positive-edge trigger, C_{TW} switches to charging.
- (6) If clock pulse input does not occur at either the CK1 or CK2 clock terminals during the watchdog timer monitoring time (twp), the CTW voltage falls below Low level (VL), a reset signal is output, and the voltage at the RESET terminal changes to Low level. VL is about 0.24 V.

two can be calculated from the following equation.

twd (ms) $\approx B \times C_{\text{TW}} (\mu F) + C \times C_{\text{TP}} (\mu F)$

Where, B is about 1500. C is about 3; it is much smaller than B.

Hence, when C_{TP} / C_{TW} \leq 10, the calculation can be simplified as follows:

two (ms) \approx B \times CTW (μ F)

(7) When the voltage of the CTP terminal exceeds V_{th} again as a result of recharging C_{TP}, resetting is canceled and the watchdog timer restarts monitoring.

The watchdog timer reset time (twR) can be calculated by the following equation.

twr (ms) $\approx D \times C_{TP} (\mu F)$

Where, D is about 100.

- (8) When V_{CC} falls below the rising-edge detection voltage (V_{SL}), the voltage of the CTP terminal falls and a reset signal is output, and the voltage at the RESET terminal changes to Low level. V_{SL} is about 4.2 V.
- (9) When Vcc exceeds VsH, CTP begins charging.
- (10)When the voltage of the CTP terminal exceeds Vth, resetting is canceled and the watchdog timer restarts.
- (11)When an inhibition signal is input (INH terminal is High level), the watchdog timer is halted forcibly. In this case, Vcc monitoring is continued without the watchdog timer.

The watchdog timer does not function unless this inhibition input is canceled.

- (12)When the inhibition input is canceled (INH terminal is Low level), the watchdog timer restarts.
- (13)When the Vcc voltage falls below VsL after power-off, a reset signal is output.

(14)When the power voltage (Vcc) falls below about 0.8 V (VccL) , a reset signal is released.

Similar operation is also performed for negative clock-pulse input ("■ TIMING DIAGRAM 2. Basic operation (Negative clock pulse)").

Short-circuit the clock terminals CK1 and CK2 to monitor a single clock. The basic operation is the same but the clock pulses are monitored at every other pulse (■ TIMING Diagram 3. Single-clock input monitoring).

■ TYPICAL CHARACTERISTICS







STANDARD CONNECTION



Value of A, B, C and D

А	В	С	D	Remark
1300	1500	3	100	

(Example) When C_{TP} = 0.1 μF and C_{TW} = 0.01 μF ,

 $t_{\text{PR}} \approx 130 \text{ [ms]}$ $t_{\text{WD}} \approx 15 \text{ [ms]}$ $t_{\text{WR}} \approx 10 \text{ [ms]}$

■ APPLICATION EXAMPLE

1. Monitoring Single Clock



2. Watchdog Timer Stopping



ORDERING INFORMATION

Part number	Package	Remarks
MB3793-42P	8-pin plastic DIP (DIP-8P-M01)	
MB3793-42PF	8-pin plastic SOP (FPT-8P-M01)	
MB3793-42PNF	8-pin plastic SOL (FPT-8P-M02)	

■ PACKAGE DIMENSIONS



(Continued)



(Continued)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Marketing Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3353 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A. Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

http://www.fujitsu-fme.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmal.fujitsu.com/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0106 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.