## THIS DOCUMENT IS FOR MAINTENANCE PURPOSES ONLY AND IS NOT RECOMMENDED FOR NEW DESIGNS






DS 3293 - 1

# SP8789

## $\textbf{225MHz} \div \textbf{20/21} \text{ TWO MODULUS DIVIDER}$

The SP8789 is a low power programmable  $\div 20/21$  counter. It divides by 20, when the control input is in the high state and by 21 when in the low state. An internal voltage regulator allows operation from a wide range of supply voltages.



**FEATURES** 

- Very Low Power
- Control Input and Output CMOS/TTL Compatible
- AC Coupled Input
- Operation up to 9.5V using Internal Regulator

### QUICK REFERENCE DATA

Supply Voltage 5.2V or 6.8V to 9.5V

- Power consumption: 26mW Typical
- Temperature range: -40°C to +85°C

Figure 1 Pin connections - top view

#### **ABSOLUTE MAXIMUM RATINGS**

Supply voltage	6.0V pins 7 & 8 tied
Supply voltage	13.5V pin 8, pin 7 decoupled
Storage temperature range	-55°C to +125°C
Max. Junction temperature	+175°C
Max. clock input voltage	2.5V р-р
Vcc2	Max. 10V




Figure 2 : Functional diagram SP8789

## SP8789 ELECTRICAL CHARACTERISTICS

#### Test conditions (unless otherwise stated):]

Supply voltage : Vcc 1 & 2 =  $5.2 \pm 0.25$ V or 6.8V to 9.5V (see Operating Note 7):

VEE = 0V; Temperature  $T_{amb}$  = -40°C to +85°C

		Value		Units		
Characteristics	Symbol	Min.	Max.		Notes	Conditions
Maximum frequency	fmax	225		MHz	Note 4	Input = 200-800mV p-p
(sinewave input)) Minimum frequency	fmin		20	MHz	Note 4	Input = 400-800mV p-p
(sinewave input) Power supply current	IEE		7	mA	Note 4	
Control input high voltage	VINH	4		V	Note 4	
Control input low voltage	VINL		2	V	Note 4	
Output high voltage	Vон	2.4		V	Note 4	Pins 2, 7 and 8 linked
						Vcc = 4.95V Іон = 100µА
Output low voltage	Vol		0.5	V	Note 4	Pin 2 linked to 8 and 7
						lo∟ = 1.6mA
Set up time	ts	14		ns	Note 3	25°C
Release time	tr	20		ns	Note 3	25°C
Clock to output propagation time	tp		45	ns	Note 3	25°C


NOTES

1. Unless otherwise stated the electrical characteristics are guaranteed over full specified supply, frequency and temperature range.

2. The test configuration for dynamic testing is shown in Fig.6.

3. Guaranteed but not tested.

4. Tested onlt at 25°C




#### NOTES

Figure 3 : Timing diagramSP8789

The set-up time ts is defined as the minimum time that can elapse between a  $L \rightarrow H$  transition of the control input and the next  $L \rightarrow H$  clock pulse transition to ensure that the  $\div$  20 mode is selected.

The release time tr is defined as the minimum time that can elapse between a H  $\rightarrow$  L transition of the control input and the next L  $\rightarrow$  H clock pulse transition to ensure that the  $\div$  21 mode is selected.




#### **OPERATING NOTES**

1. The clock input (Pin 5) should be capacitively coupled to the signal source. The input signal path is completed by coupling a capacitor from the internal bias decoupling, Pin 6 to ground.

2. The output stage which is normally open collector (Pin 2 open circuit) can be interfaced to CMOS. The open collector canbereturnedtoa +10Vlineviaa5kresistorbuttheoutput sink current should not exceed 2mA. If interfacing to TTL is required then Pins 2 and 7 should be connected together to give a fan-out = 1. This will increase supply current by approximately 2mA.

3. The circuit will operate down to DC but a slew rate of better than  $20V/\sim s$  is required.

4. The mark space ratio of the output is approximately 1.2:1 at 200MHz.



6. If no signal is present the device will self-oscillate. If this is undesirable it may be prevented by connecting a 150k between unused input and ground. This reduces the input sensitivity by typically 50-100mV p-p.

7. The internal regulator has its input connected to Pin 8, while the internal reference voltage appears at Pin 7 and should be decoupled. For use from a 5.2V supply, Pins 7 and 8 should be connected together, and 5.2V applied to these pins. For operation from supply voltages in the range +6.8V to +9.5V, Pins 7 and 8 should be separately decoupled, and the supply voltage applied to Pin 8.




Figure 5 : Typical impedance. Test conditions: supply voltage 5.2V, ambient temperature 25°C, frequencies in MHz, impedance normalised to 50 ohms.




Figure 6 : Toggle frequency test circuit