

The PE3511 is a high-performance static CMOS

prescaler with a fixed divide ratio of 2. Its operating

operates on a nominal 3 V supply and draws only 8 mA. It is packaged in a small 6-lead SC-70 and is ideal for

The PE3511 is manufactured in Peregrine's patented

Ultra-Thin Silicon (UTSi©) CMOS process, offering the performance of GaAs with the economy and integration

frequency range is DC to 1000 MHz. The PE3511

Product Description

frequency scaling solutions.

of conventional CMOS.

ADVANCED INFORMATION

PE3511

1000 MHz Low Power CMOS Divide-by-2 Prescaler

Features

- DC to 1000 MHz operation
- Fixed divide ratio of 2
- Low-power operation: 8 mA typical @ 3 V
- Ultra small package: 6-lead SC-70

Figure 1. Functional Schematic Diagram




Table 1. Electrical Specifications ($Z_S = Z_L = 50 \Omega$)

 V_{DD} = 3.0 V, -40° C \leq T_{A} \leq 85° C, unless otherwise specified

Parameter	Conditions	Minimum	Typical	Maximum	Units
Supply Voltage		2.85	3.0	3.15	V
Supply Current			8	12	mA
Input Frequency (Fin)		DC		1000	MHz
Input Power (Pin)	DC < Fin ≦ 1000MHz	-10		+10	dBm
Output Power (Pout)	DC < Fin ≦ 1000MHz	0			dBm

Figure 2. Package Type





Symbol	Parameter	Condition	Typical	Unit
V _{IH}	High Level Input Voltage	2.7 V ≤ VDD ≤ 3.3 V	2.0	V
V _{IL}	High Level Input Voltage	2.7 V ≤ VDD ≤ 3.3 V	0.8	V
V _{OH}	High Level Output Voltage	VDD = 2.7 V; I _{OH} = 2.9 mA	2.2	V
V _{OL}	Low Level Output Voltage	VDD = 2.7 V; I _{OL} = 2.6 mA	0.4	V

Table 2. DC Electrical Characteristics (-40° C \leq T_A \leq 85° C)

Table 3. AC Characteristics (-40° C \leq T_A \leq 85° C)

Symbol	Parameter	Condition*	Typical	Unit
t _{PHL}	Propagation Delay (High to Low)	50 MHz Pulse Train Input; C _L = 10 pF, R _L = 500 Ω	2.6	ns
t _{PLH}	Propagation Delay (Low to High)	50 MHz Pulse Train Input; C _L = 10 pF, R _L = 500 Ω	2.8	ns
tr	Output Rise Time (10% to 90%)	50 MHz Pulse Train Input; C _L = 10 pF, R _L = 500 Ω	2.2	ns
t _f	Output Fall Time (90% to 10%)	50 MHz Pulse Train Input; C _L = 10 pF, R _L = 500 Ω	2.1	ns

* See figure 5 for AC test circuit

Table 4. Typical Output Swing (VDD = 2.7 V)

Frequency	Condition	Typical	Unit
50 MHz	200 mVp-p Sinusoidal Input; C _L = 10 pF, R _L = 500 Ω	2.3	Vp-р
500 MHz	200 mVp-p Sinusoidal Input; C _L = 10 pF, R _L = 500 Ω	1.9	Vp-р
1000 MHz	200 mVp-p Sinusoidal Input; C _L = 10 pF, R _L = 500 Ω	1.6	Vp-р



Figure 3. Pin Configuration




Table 5. Pin Descriptions

Pin No.	Pin Name	Description
1	N/C	No Connect. This pin should be left open.
2	GND	Ground pin. Ground pattern on the board should be as wide as possible to reduce ground impedance.
3	IN	Input signal pin. DC blocking capacitor required (100 pF typical).
4	VDD	Power supply pin. Bypassing is required.
5	GND	Ground pin.
6	OUT	Divided frequency output pin. DC blocking capacitor required (100 pF typical).

Table 6. Absolute Maximum Ratings

Symbol	Parameter/Conditions	Min	Max	Units
VDD	Supply voltage		4.0	V
Pin	Input Power		10	dBm
T _{ST}	Storage temperature range	-65	150	°C
T _{OP}	Operating temperature range	-40	85	°C
VESD	ESD voltage (Human Body Model)	250		V

Electrostatic Discharge (ESD) Precautions

When handling this UTSi device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified in Table 5.

Latch-Up Avoidance

Unlike conventional CMOS devices, UTSi CMOS devices are immune to latch-up.

Device Functional Considerations

The PE3511 divides an input signal, up to a frequency of 1000 MHz, by a factor of two thereby producing an output frequency at half the input frequency. To work properly, the input and output signals (pins 3 & 6) must be AC coupled via an external capacitor, as shown in the test circuit in Figure 4.

The ground pattern on the board should be made as wide as possible to minimize ground impedance. See Figure 7 for a layout example.



Figure 4. Test Circuit Block Diagram




Figure 5. AC Test Circuit






Figure 6. Evaluation Board Schematic Diagram





Figure 7. Evaluation Board Layout



Evaluation Kit Operation

The SC-70 Prescaler Evaluation Board was designed to help customers evaluate the PE3511 divide-by-2 prescaler. On this board, the device input (pin 3) is connected to connector J1 through a 50 Ω transmission line. A series capacitor (C1) provides the necessary DC block for the device input. A value of 100 pF was used for this board layout; other applications may require a different value.

The device output (pin 6) is connector to connector J3 through a 50 Ω transmission lone. A series capacitor (C5) provides the necessary DC block for the device output. This capacitor value must be chosen to have a low impedance at the desired output frequency of the device. A value of 100 pF was chosen for the evaluation board.

The board is constructed of a two-layer FR4 material with a total thickness of 0.031". The bottom layer provides ground for the RF transmission lines. The transmission lines were

designed using a coplanar waveguide above ground plane model with trace width of 0.030", trace gaps of 0.007", dielectric thickness of 0.028", metal thickness of 0.0014", and ϵ_r of 4.4. Note that the predominate mode of these transmission lines is coplanar waveguide.

J6 provides DC power to the device via pin 4. Two decoupling capacitors (100 pF, 1000 pF) are included on this trace. It is the responsibility of the customer to determine proper supply decoupling for their design application.

Applications Support


If you have a problem with your evaluation kit or if you have applications questions call (858) 455-0660 and ask for applications support. You may also contact us by fax or e-mail:


Fax: (858) 455-0770 E-Mail: help@peregrine-semi.com




Figure 8. Package Drawing

6-lead SC-70







- NOTE: 1. ALL DIMENSIONS ARE IN MILLIMETERS 2. DIMENSIONS ARE INCLUSIVE OF PLATING 3. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH & METAL BURR 4. ALL SPECIFICATIONS COMPLY TO EIAJ SCTO

Table 7. Ordering Information

Order Code	Part Marking	Description	Package	Shipping Method
3511-01	511	PE3511-06SC70-7680F	6-lead SC-70	7680 units / Canister
3511-02	511	PE3511-06SC70-3000C	6-lead SC-70	3000 units / T&R
3511-00	PE3511-EK	PE3511-06SC70-EK	Evaluation Kit	1 / Box

Sales Offices

United States

Peregrine Semiconductor Corp.

6175 Nancy Ridge Drive San Diego, CA 92121 Tel 1-858-455-0660 Fax 1-858-455-0770

Europe

Peregrine Semiconductor Europe

Bâtiment Maine 13-15 rue des Quatre Vents F- 92380 Garches Tel 33-1-47-41-91-73 Fax 33-1-47-41-91-73

Japan

Peregrine Semiconductor K.K.

5A-5, 5F Imperial Tower 1-1-1 Uchisaiwaicho, Chiyoda-ku Tokyo 100-0011 Japan Tel: 03-3507-5755 Fax: 03-3507-5601

Australia

Peregrine Semiconductor Australia 8 Herb Elliot Ave. Homebush, NSW 2140 Australia Tel: 011-61-2-9763-4111 Fax: 011-61-2-9746-1501

For a list of representatives in your area, please refer to our Web site at: http://www.peregrine-semi.com

Data Sheet Identification

Advance Information

The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

Preliminary Specification

The data sheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product.

Product Specification

The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a PCN (Product Change Notice).

The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

Peregrine products are protected under one or more of the following U.S. patents: 6,090,648; 6,057,555; 5,973,382; 5,973,363; 5,930,638; 5,920,233; 5,895,957; 5,883,396; 5,864,162; 5,863,823; 5,861,336; 5,663,570; 5,610,790; 5,600,169; 5,596,205; 5,572,040; 5,492,857; 5,416,043. Other patents are pending.

Peregrine, the Peregrine logotype, Peregrine Semiconductor Corp., and UTSi are registered trademarks of Peregrine Semiconductor Corporation. Copyright © 2003 Peregrine Semiconductor Corp. All rights reserved.

