### Features

- 120 MHz −3 dB bandwidth
- Unity-gain stable
- Low supply current = 5.2 mA at  $V_S = \pm 15 \text{V}$
- Wide supply range = ±2V to ±18V dual-supply = 2.5V to 36V single-supply
- High slew rate = 325 V/µs
- Fast settling = 80 ns to 0.1% for a 10V step
- • Low differential gain = 0.04% at  $A_V = +2, R_L = 150\Omega$
- Low differential phase =  $0.15^{\circ}$  at  $A_V = +2$ ,  $R_L = 150\Omega$
- Stable with unlimited capacitive load
- Wide output voltage swing  $=\pm 13.6 \text{V with } V_S = \pm 15 \text{V},$   $R_L = 1000 \Omega$   $= 3.8 \text{V}/0.3 \text{V with } V_S = +5 \text{V},$   $R_L = 500 \Omega$
- Low cost, enhanced replacement for the AD847 and LM6361

### **Applications**

- Video amplifier
- Single-supply amplifier
- Active filters/integrators
- High-speed sample-and-hold
- High-speed signal processing
- ADC/DAC buffer
- Pulse/RF amplifier
- Pin diode receiver
- Log amplifier
- Photo multiplier amplifier
- Difference amplifier

### Ordering Information

Part No.	Temp. Range	Package	Outline #
EL2044CN	-40°C to +85°C	8-Pin P-DIP	MDP0031
EL2044CS	-40°C to +85°C	8-Lead SO	MDP0027

### **General Description**

The EL2044C is a high speed, low power, low cost monolithic operational amplifier built on Elantec's proprietary complementary bipolar process. The EL2044C is unity-gain stable and features a 325 V/ $\mu$ s slew rate and 120 MHz gain-bandwidth product while requiring only 5.2 mA of supply current.


The power supply operating range of the EL2044C is from  $\pm 18V$  down to as little as  $\pm 2V$ . For single-supply operation, the EL2044C operates from 36V down to as little as 2.5V. The excellent power supply operating range of the EL2044C makes it an obvious choice for applications on a single +5V supply.

The EL2044C also features an extremely wide output voltage swing of  $\pm 13.6V$  with  $V_S=\pm 15V$  and  $R_L=1000\Omega.$  At  $\pm 5V,$  output voltage swing is a wide  $\pm 3.8V$  with  $R_L=500\Omega$  and  $\pm 3.2V$  with  $R_L=150\Omega.$  Furthermore, for single-supply operation at +5V, output voltage swing is an excellent 0.3V to 3.8V with  $R_L=500\Omega.$ 

At a gain of +1, the EL2044C has a -3 dB bandwidth of 120 MHz with a phase margin of  $50^{\circ}$ . It can drive unlimited load capacitance, and because of its conventional voltage-feedback topology, the EL2044C allows the use of reactive or nonlinear elements in its feedback network. This versatility combined with low cost and 75 mA of output-current drive makes the EL2044C an ideal choice for price-sensitive applications requiring low power and high speed.

Elantec products and facilities comply with MIL-I-45208A, and other applicable quality specifications. For information on Elantec's processing, see Elantec document, QRA-1: *Elantec's Processing, Monolithic Integrated Circuits*.

#### **Connection Diagram**



2044-3

Note: All information contained in this data sheet has been carefully checked and is believed to be accurate as of the date of publication; however, this data sheet cannot be a "controlled document". Current revisions, if any, to these specifications are maintained at the factory and are available upon your request. We recommend checking the revision level before finalization of your design documentation.

© 1991 Elantec. Inc.

December 1995 Rev I

# Absolute Maximum Ratings $(T_A = 25^{\circ}C)$

 $\pm\,18V$  or 36VSupply Voltage  $(V_S)$ Power Dissipation  $(P_D)$ See Curves Peak Output Current  $(I_{OP})$ Short-Circuit Protected Operating Temperature Output Short-Circuit Duration Range (T<sub>A</sub>)  $-40^{\circ}$ C to  $+85^{\circ}$ C Infinite Operating Junction (Note 1) 150°C Input Voltage (V<sub>IN)</sub>  $\pm\,v_S$ Temperature  $(T_J)$ Differential Input Voltage (dVIN)  $\pm\,10\text{V}$ Storage Temperature  $(T_{ST})$ -65°C to +150°C

#### Important Note:

All parameters having Min/Max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality inspection. Elantec performs most electrical tests using modern high-speed automatic test equipment, specifically the LTX77 Series system. Unless otherwise noted, all tests are pulsed tests, therefore  $T_J = T_C = T_A$ .

 $\begin{array}{lll} \textbf{Test Level} & \textbf{Test Procedure} \\ \textbf{I} & 100\% \text{ production tested and QA sample tested per QA test plan QCX0002.} \\ \textbf{II} & 100\% \text{ production tested at $T_A = 25^{\circ}$C$ and QA sample tested at $T_A = 25^{\circ}$C$ ,} \\ \textbf{$T_{MAX}$ and $T_{MIN}$ per QA test plan QCX0002.} \\ \textbf{III} & QA \text{ sample tested per QA test plan QCX0002.} \\ \textbf{IV} & \text{Parameter is guaranteed (but not tested) by Design and Characterization Data.} \\ \textbf{$V$} & \text{Parameter is typical value at $T_A = 25^{\circ}$C$ for information purposes only.} \\ \end{array}$ 

### DC Electrical Characteristics $V_S = \pm 15V$ , $R_L = 1000\Omega$ , unless otherwise specified

Parameter	Description	Condition	Temp	Min	Тур	Max	Test Level	Units
V <sub>OS</sub>	Input Offset	$V_S = \pm 15V$	25°C		0.5	7.0	I	mV
	Voltage		T <sub>MIN</sub> , T <sub>MAX</sub>			13.0	IV	mV
TCVOS	Average Offset Voltage Drift	(Note 2)	All		10.0		v	μV/°C
$I_{\mathrm{B}}$	Input Bias	$V_S = \pm 15V$	25°C		2.8	8.2	I	μΑ
	Current		$T_{MIN}, T_{MAX}$			11.2	IV	μΑ
		$V_S = \pm 5V$	25°C		2.8		v	μΑ
I <sub>OS</sub>	Input Offset	$V_S = \pm 15V$	25°C		50	300	I	nA
	Current		T <sub>MIN</sub> , T <sub>MAX</sub>			500	IV	nA
		$v_S = \pm 5v$	25°C		50		v	nA
TCIOS	Average Offset Current Drift	(Note 2)	All		0.3		v	nA/°C
$A_{VOL}$	Open-Loop Gain	$v_{\rm S} = \pm 15 \text{V}, v_{\rm OUT} = \pm 10 \text{V}, R_{\rm L} = 1000 \Omega$	25°C	800	1500		I	V/V
			T <sub>MIN</sub> , T <sub>MAX</sub>	600			IV	V/V
		$V_{\rm S} = \pm 5 V, V_{\rm OUT} = \pm 2.5 V, R_{\rm L} = 500 \Omega$	25°C		1200		v	V/V
		$V_{\rm S} = \pm 5 V, V_{\rm OUT} = \pm 2.5 V, R_{\rm L} = 150 \Omega$	25°C		1000		v	V/V
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V \text{ to } \pm 15V$	25°C	65	80		I	dB
			$T_{MIN}, T_{MAX}$	60			IV	dB

v

v

Parameter	Description	Condition	Temp	Min	Тур	Max	Test Level	Units
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 12V, V_{OUT} = 0V$	25°C	70	90		I	dB
			$T_{MIN}, T_{MAX}$	70			IV	dB
CMIR	Common-Mode	$V_S = \pm 15V$	25°C		±14.0		V	v
	Input Range	$V_S = \pm 5V$	25°C		± 4.2		V	v
		$V_S = +5V$	25°C		4.2/0.1		V	v
$V_{OUT}$	Output Voltage Swing	$V_{\rm S}=\pm 15V, R_{\rm L}=1000\Omega$	25°C	±13.4	±13.6		I	v
			$T_{MIN}, T_{MAX}$	±13.1			IV	v
		$V_{\rm S}=\pm 15 V, R_{\rm L}=500 \Omega$	25°C	±12.0	±13.4		I	v
		$V_{\rm S} = \pm 5V, R_{\rm L} = 500\Omega$	25°C	±3.4	± 3.8		IV	v
		$V_{\rm S}=\pm 5V, R_{\rm L}=150\Omega$	25°C		± 3.2		V	v
		$V_{\rm S}=+5V, R_{\rm L}=500\Omega$	25°C	3.6/0.4	3.8/0.3		I	v
			$T_{MIN}$ , $T_{MAX}$	3.5/0.5			IV	v
$I_{SC}$	Output Short		25°C	40	75		I	mA
	Circuit Current		$T_{MIN}, T_{MAX}$	35			IV	mA
$I_S$	Supply Current	$V_{ m S}=\pm 15 V$ , No Load	25°C		5.2	7	I	mA
			$T_{MIN}, T_{MAX}$			7.6	IV	mA
		$V_{ m S}=\pm5V$ , No Load	25°C		5.0		V	mA
$R_{IN}$	Input Resistance	Differential	25°C		150		V	kΩ
		Common-Mode	25°C		15		V	ΜΩ
$C_{IN}$	Input Capacitance	$A_{V} = +1@10 \text{ MHz}$	25°C		1.0		V	pF
R <sub>OUT</sub>	Output Resistance	$A_V = +1$	25°C		50		v	mΩ
PSOR	Power-Supply	Dual-Supply	25°C	± 2.0		$\pm18.0$	V	v

# Closed-Loop AC Electrical Characteristics $V_S=\pm 15V,\, A_V=+1,\, R_L=1000\Omega$ unless otherwise specified

Single-Supply

Operating Range

Parameter	Description	Condition	Temp	Min	Тур	Max	Test Level	Units
BW	-3 dB Bandwidth (V <sub>OUT</sub> = 0.4 V <sub>PP</sub> )	$V_{S} = \pm 15V, A_{V} = +1$	25°C		120		v	MHz
		$V_{S} = \pm 15V, A_{V} = -1$	25°C		60		v	MHz
		$V_{S} = \pm 15V, A_{V} = +2$	25°C		60		v	MHz
		$V_{S} = \pm 15V, A_{V} = +5$	25°C		12		v	MHz
		$V_{S} = \pm 15V, A_{V} = +10$	25°C		6		v	MHz
		$V_{S} = \pm 5V, A_{V} = +1$	25°C		80		v	MHz
GBWP	Gain-Bandwidth Product	$V_S = \pm 15V$	25°C		60		v	MHz
		$V_S = \pm 5V$	25°C		45		v	MHz
PM	Phase Margin	$R_L = 1 k\Omega, C_L = 10 pF$	25°C		50		v	۰

25°**C** 

2.5



Low Power/Low Voltage 120 MHz Unity-Gain Stable Operational Amplifier

### **Closed-Loop AC Electrical Characteristics**

 $V_S = \pm 15V, A_V = \pm 1, R_L = 1000\Omega$  unless otherwise specified — Contd.

Parameter	Description	Condition	Temp	Min	Тур	Max	Test Level	Units
SR	Slew Rate (Note 3)	$V_{\rm S}=\pm 15 \mathrm{V}, R_{\rm L}=1000 \Omega$	25°C	250	325		I	V/μs
		$V_{\rm S}=\pm 5$ V, $R_{\rm L}=500\Omega$	25°C		200		v	V/μs
FPBW	Full-Power Bandwidth	$V_S = \pm 15V$	25°C	4.0	5.2		I	MHz
	(Note 4)	$V_S = \pm 5V$	25°C		12.7		v	MHz
t <sub>r</sub> , t <sub>f</sub>	Rise Time, Fall Time	0.1V Step	25°C		3.0		v	ns
os	Overshoot	0.1V Step	25°C		20		v	%
$t_{\mathrm{PD}}$	Propagation Delay		25°C		2.5		v	ns
t <sub>s</sub>	Settling to +0.1%	$V_{\rm S}=\pm 15 { m V}, 10 { m V}$ Step	25°C		80		v	ns
	$(A_{V} = +1)$	$V_S = \pm 5V, 5V \text{ Step}$	25°C		60		v	ns
dG	Differential Gain (Note 5)	NTSC/PAL	25°C		0.04		v	%
dP	Differential Phase (Note 5)	NTSC/PAL	25°C		0.15		v	۰
eN	Input Noise Voltage	10 kHz	25°C		15.0		v	nV/√Hz
iN	Input Noise Current	10 kHz	25°C		1.50		v	pA/√Hz
CI STAB	Load Capacitance Stability	$A_V = +1$	25°C		Infinite		V	pF


Note 1: A heat-sink is required to keep junction temperature below absolute maximum when an output is shorted.


Note 5: Video Performance measured at  $V_S=\pm 15V$ ,  $A_V=\pm 2$  with 2 times normal video level across  $R_L=150\Omega$ . This corresponds to standard video levels across a back-terminated 75 $\Omega$  load. For other values of  $R_L$ , see curves.


Note 2: Measured from  $T_{\mbox{\footnotesize{MIN}}}$  to  $T_{\mbox{\footnotesize{MAX}}}.$ 

Note 3: Slew rate is measured on rising edge.

Note 4: For  $V_S = \pm 15V$ ,  $V_{OUT} = 20$   $V_{PP}$ . For  $V_S = \pm 5V$ ,  $V_{OUT} = 5$   $V_{PP}$ . Full-power bandwidth is based on slew rate measurement using: FPBW =  $SR/(2\pi * V_{PP})$ .








# Simplified Schematic R 1 R3 Q5 Q1 Q10 Q12 Q8 OUT IN+ IN-Q11 Q13 Q7 Q6 Q9 VBIAS **≯** R6 R7 **≸** R9 2044-1

### **Burn-In Circuit**



All Packages Use the Same Schematic

### **Applications Information**

### **Product Description**

The EL2044C is a low-power wideband monolithic operational amplifier built on Elantec's proprietary high-speed complementary bipolar process. The EL2044C uses a classical voltage-feedback topology which allows it to be used in a variety of applications where current-feedback amplifiers are not appropriate because of restrictions placed upon the feedback element used with the amplifier. The conventional topology of the EL2044C allows, for example, a capacitor to be placed in the feedback path, making it an excellent choice for applications such as active filters, sample-andholds, or integrators. Similarly, because of the ability to use diodes in the feedback network, the EL2044C is an excellent choice for applications such as fast log amplifiers.

#### **Single-Supply Operation**

The EL2044C has been designed to have a wide input and output voltage range. This design also makes the EL2044C an excellent choice for single-supply operation. Using a single positive supply, the lower input voltage range is within 100 mV of ground ( $R_L=500\Omega$ ), and the lower output voltage range is within 300 mV of ground. Upper input voltage range reaches 4.2V, and output voltage range reaches 3.8V with a 5V supply and  $R_L=500\Omega$ . This results in a 3.5V output swing on a single 5V supply. This wide output voltage range also allows single-supply operation with a supply voltage as high as 36V or as low as

2.5V. On a single 2.5V supply, the EL2044C still has 1V of output swing.

# Gain-Bandwidth Product and the -3 dB Bandwidth

The EL2044C has a gain-bandwidth product of 60 MHz while using only 5.2 mA of supply current. For gains greater than 4, its closed-loop -3 dB bandwidth is approximately equal to the gain-bandwidth product divided by the noise gain of the circuit. For gains less than 4, higherorder poles in the amplifier's transfer function contribute to even higher closed loop bandwidths. For example, the EL2044C has a -3 dB bandwidth of 120 MHz at a gain of +1, dropping to 60 MHz at a gain of +2. It is important to note that the EL2044C has been designed so that this "extra" bandwidth in low-gain applications does not come at the expense of stability. As seen in the typical performance curves, the EL2044C in a gain of +1 only exhibits 1.0 dB of peaking with a  $1000\Omega$  load.

#### Video Performance

An industry-standard method of measuring the video distortion of a component such as the EL2044C is to measure the amount of differential gain (dG) and differential phase (dP) that it introduces. To make these measurements, a 0.286 V<sub>PP</sub> (40 IRE) signal is applied to the device with 0V DC offset (0 IRE) at either 3.58 MHz for NTSC or 4.43 MHz for PAL. A second measurement is then made at 0.714V DC offset (100 IRE). Differential gain is a measure of the change in amplitude of the sine wave, and is measured in percent. Differential phase is a measure of the change in phase, and is measured in degrees.

For signal transmission and distribution, a back-terminated cable  $(75\Omega$  in series at the drive end, and  $75\Omega$  to ground at the receiving end) is preferred since the impedance match at both ends will absorb any reflections. However, when double termination is used, the received signal is halved; therefore a gain of 2 configuration is typically used to compensate for the attenuation.

The EL2044C has been designed as an economical solution for applications requiring low video distortion. It has been thoroughly characterized

### **Applications Information** — Contd.

for video performance in the topology described above, and the results have been included as typical dG and dP specifications and as typical performance curves. In a gain of  $\pm 2$ , driving  $\pm 150\Omega$ , with standard video test levels at the input, the EL2044C exhibits dG and dP of only  $\pm 0.04\%$  and  $\pm 0.15$ ° at NTSC and PAL. Because dG and dP can vary with different DC offsets, the video performance of the EL2044C has been characterized over the entire DC offset range from  $\pm 0.714$ V to  $\pm 0.714$ V. For more information, refer to the curves of dG and dP vs DC Input Offset.

The output drive capability of the EL2044C allows it to drive up to 2 back-terminated loads with good video performance. For more demanding applications such as greater output drive or better video distortion, a number of alternatives such as the EL2120, EL400, or EL2073 should be considered.

### **Output Drive Capability**

The EL2044C has been designed to drive low impedance loads. It can easily drive 6  $V_{\rm PP}$  into a  $150\Omega$  load. This high output drive capability makes the EL2044C an ideal choice for RF, IF and video applications. Furthermore, the current drive of the EL2044C remains a minimum of 35 mA at low temperatures. The EL2044C is current-limited at the output, allowing it to withstand shorts to ground. However, power dissipation with the output shorted can be in excess of the power-dissipation capabilities of the package.

### Capacitive Loads

For ease of use, the EL2044C has been designed to drive any capacitive load. However, the EL2044C remains stable by automatically reducing its gain-bandwidth product as capacitive load increases. Therefore, for maximum bandwidth, capacitive loads should be reduced as much as possible or isolated via a series output resistor (Rs). Similarly, coax lines can be driven, but best AC performance is obtained when they are terminated with their characteristic impedance so that the capacitance of the coaxial cable will not add to the capacitive load seen by the amplifier. Al-

though stable with all capacitive loads, some peaking still occurs as load capacitance increases. A series resistor at the output of the EL2044C can be used to reduce this peaking and further improve stability.

### **Printed-Circuit Layout**

The EL2044C is well behaved, and easy to apply in most applications. However, a few simple techniques will help assure rapid, high quality results. As with any high-frequency device, good PCB layout is necessary for optimum performance. Ground-plane construction is highly recommended, as is good power supply bypassing. A 0.1  $\mu$ F ceramic capacitor is recommended for bypassing both supplies. Lead lengths should be as short as possible, and bypass capacitors should be as close to the device pins as possible. For good AC performance, parasitic capacitances should be kept to a minimum at both inputs and at the output. Resistor values should be kept under 5 k $\Omega$  because of the RC time constants associated with the parasitic capacitance. Metal-film and carbon resistors are both acceptable, use of wire-wound resistors is not recommended because of their parasitic inductance. Similarly, capacitors should be low-inductance for best performance.

### The EL2044C Macromodel

This macromodel has been developed to assist the user in simulating the EL2044C with surrounding circuitry. It has been developed for the PSPICE simulator (copywritten by the Microsim Corporation), and may need to be rearranged for other simulators. It approximates DC, AC, and transient response for resistive loads, but does not accurately model capacitive loading. This model is slightly more complicated than the models used for low-frequency op-amps, but it is much more accurate for AC analysis.

The model does not simulate these characteristics accurately:

noise settling-time CMRR PSRR non-linearities temperature effects manufacturing variations

# **EL2044C**


Low Power/Low Voltage 120 MHz Unity-Gain Stable Operational Amplifier

### EL2044C Macromodel — Contd.

```
^* Connections:
                   + \, input
                                                                  * Models
                         -input
                               + \, Vsupply
                                     -V supply \\
                                           output
                                                                  .ends
.subckt M2044
                  3
                        2
                              7
                                     4
                                           6
* Input stage
ie 7 37 1mA
r6 36 37 800
r7 38 37 800
rc1 4 30 850
rc2 4 39 850
q1 30 3 36 qp
q2 39 2 38 qpa
ediff 33 0 39 30 1.0
rdiff 33 0 1Meg
* Compensation Section
ga 0 34 33 0 1m
rh 34 0 2Meg
ch 34 0 1.3pF
rc 34 40 1K
cc~40~0~1pF
* Poles
ep 41 0 40 0 1
rpa 41 42 200
cpa 42 0 1p\mathbf{F}
rpb 42 43 200
cpb 43 0 1pF
* Output Stage
ios1 7 50 1.0mA
ios2 51 4 1.0mA
q3 4 43 50 qp
q4 7 43 51 qn
q5 7 50 52 qn
q6 4 51 53 qp
ros1 52 6 25
ros2 6 53 25
* Power Supply Current
ips 7 4 2.7mA
```

.model qn npn(is = 800E - 18 bf = 200 tf = 0.2nS) .model qpa pnp(is = 864E - 18 bf = 100 tf = 0.2nS) .model qp pnp(is = 800E - 18 bf = 125 tf = 0.2nS)

### EL2044C Macromodel — Contd.



### EL2044C Model

### General Disclaimer

Specifications contained in this data sheet are in effect as of the publication date shown. Elantec, Inc. reserves the right to make changes in the circuitry or specifications contained herein at any time without notice. Elantec, Inc. assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.



## Elantec, Inc. 1996 Tarob Court Milpitas, CA 95035

Telephone: (408) 945-1323

(800) 333-6314 Fax: (408) 945-9305

European Office: 44-71-482-4596

### WARNING — Life Support Policy

Elantec, Inc. products are not authorized for and should not be used within Life Support Systems without the specific written consent of Elantec, Inc. Life Support systems are equipment intended to support or sustain life and whose failure to perform when properly used in accordance with instructions provided can be reasonably expected to result in significant personal injury or death. Users contemplating application of Elantec, Inc. products in Life Support Systems are requested to contact Elantec, Inc. factory headquarters to establish suitable terms & conditions for these applications. Elantec, Inc.'s warranty is limited to replacement of defective components and does not cover injury to persons or property or other consequential damages.

December 1995 Rev D