FAIRCHILD

SEMICONDUCTOR®

USB1T1102 Universal Serial Bus Peripheral Transceiver with Voltage Regulator

General Description

This chip provides a USB Transceiver functionality with a voltage regulator that is compliant to USB Specification Rev 2.0. this integrated 5V to 3.3V regulator allows interfacing of USB Application specific devices with supply voltages ranging from 1.65V to 3.6V with the physical layer of Universal Serial Bus. It is capable of operating at 12Mbits/s (full speed) data rates and hence is fully compliant to USB Specification Rev 2.0. The Vbusmon pin allows for monitoring the Vbus line.

The USB1T1102 also provides exceptional ESD protection with 15kV contact HBM on D+, D- pins.


Features


- Complies with Universal Serial Bus Specification 2.0
- Integrated 5V to 3.3V voltage regulator for powering
- VBus
- Utilizes digital inputs and outputs to transmit and receive USB cable data
- Supports full speed (12Mbits/s) data rates
- Ideal for portable electronic devices
- MLP technology package (16 pin) with HBCC footprint
- 15kV contact HBM ESD protection on bus pins

Ordering Code:

Order Number	Package Number	Package Description
USB1T1102MPX	MLP14D	Pb-Free 14-Terminal Molded Leadless Package (MLP), 2.5mm Square
USB1T1102MHX	MLP16HB	Pb-Free 16-Terminal Molded Leadless Package (MHBCC), JEDEC MO-217, 3mm Square
USB1T1102RMPX (Preliminary)	MLP14D	Pb-Free 14-Terminal Molded Leadless Package (MLP), 2.5mm Square
USB1T1102RMHX (Preliminary)	MLP16HB	Pb-Free 16-Terminal Molded Leadless Package (MHBCC), JEDEC MO-217, 3mm Square

Logic Diagram





Terminal Descriptions (Continued)

Terminal	Terminal NumberTerminalMLP14MLP16Name		I/O	Terminal Description
MLP14				
13	15	V _{PU} (3.3V)		Pull-up Supply Voltage $(3.3V \pm 10\%)$: Connect an external $1.5k\Omega$ resistor on D+ (FS data rate); Pin function is controlled by Config input pin: Config = LOW – V _{PU} (3.3V) is floating (High Impedance) for zero pull-up current. Config = HIGH – V _{PU} (3.3V) = 3.3V; internally connected to V _{REG} (3.3V).
14	16	Config	I	USB connect or disconnect software control input. Configures 3.3V to external $1.5k\Omega$ resistor on D+ when HIGH.
Exposed Diepad	Exposed Diepad	GND	GND	GND supply down bonded to exposed diepad to be connected to the PCB GND.

Functional Description

The USB1T1102 transceiver is designed to convert CMOS data into USB differential bus signal levels and to convert USB differential bus signal to CMOS data.

To minimize EMI and noise the outputs are edge rate controlled with the rise and fall times controlled and defined for full speed data rates only (12Mbits/s). The rise, fall times are balanced between the differential pins to minimize skew. The USB1T1102 differs from earlier USB Transceiver in that the V_p/V_m and V_{po}/V_{mo} pins are now I/O pins rather than discrete input and output pins. Table 1 describes the specific pin functionality selection. Table 2 and Table 3 describe the specific Truth Tables for Driver and Receiver operating functions.

USB1T1102

The USB1T1102 also has the capability of various power supply configurations to support mixed voltage supply applications (see Table 4) and Section 2.1 for detailed descriptions.

Functional Tables

TABLE 1. Function Select

SUSPND	OE	D+, D-	RCV	V _p /V _{po}	V _m /V _{mo}	Function
L	L	Driving & Receiving	Active	V _{po} Input	V _{mo} Input	Normal Driving (Differential Receiver Active)
L	Н	Receiving (Note 1)	Active	V _p Output	V _m Output	Receiving
Н	L	Driving	Inactive (Note 2)	V _{po} Input	V _{mo} Input	Driving during Suspend (Differential Receiver Inactive)
Н	Н	3-STATE (Note 1)	Inactive (Note 2)	V _p Output	V _m Output	Low Power State

Note 1: Signal levels is function of connection and/or pull-up/pull-down resistors.

Note 2: For SUSPND = HIGH mode the differential receiver is inactive and the output RCV is forced LOW. The out-of-suspend signaling (K) is detected via the single-ended receivers of the V_p/V_{po} and V_m/V_{mo} pins.

TABLE 2. Driver Function ($\overline{OE} = L$) using Differential Input Interface

V _m /V _{mo}	V _p /V _{po}	Data
L	L	SE0 (Note 3)
L	Н	Differential Logic 1
Н	L	Differential Logic 0
Н	Н	Illegal State

Note 3: SE0 = Single Ended Zero

TABLE 3. Receiver Function ($\overline{OE} = H$)

D+, D-	RCV	V _p /V _{po}	V _m /V _{mo}
Differential Logic 1	Н	Н	L
Differential Logic 0	L	L	Н
SE0	Х	L	L

X = Don't Care

Power Supply Configurations and Options

The USB1T1102 may be operated in two power supply modes.

- 1. Normal (Regulator) Mode: For 5V operation V_{CC} is connected to 5V source (4.0V to 5.5V) and the internal voltage regulator then produces 3.3V for the USB connections.
- 2. Bypass Mode: For 3.3V operation both $\rm V_{CC}$ and $\rm V_{REG}$ are connected to a 3.3V source (3.0V to 3.6V)

In both cases for normal mode the V_{CCIO} is an independent voltage source (1.65V to 3.6V) that is a function of the external circuit configuration.

A summary of the Supply Configurations is described in Table 4.

Pins	Power Supply Mo	ode Configuration
FIIIS	Normal (Regulated Output)	Normal (Regulator Bypass)
V _{CC} (5V)	Connected to 5V Source	Connected to V _{REG} (3.3V) [Max Drop of 0.3V] (2.7V to 3.6V0
V _{REG} (3.3V)	3.3V, 300μA Regulated Output	Connected to 3.3V Source
V _{CCIO}	1.65V to 3.6V Source	1.65V to 3.6v Source
V _{PU}	3.3V Available if Config = HIGH	3.3V Available if Config = HIGH
D+, D-	Function of Mode Set Up	Function of Mode Set Up
V _p /V _{po} , V _m /V _{mo}	Function of Mode Set Up	Function of Mode Set Up
RCV	Function of Mode Set Up	Function of Mode Set Up
Vbusmon	Function of Mode Set Up	Function of Mode Set Up
DE, SUSPND Config	Function of Mode Set Up	Function of Mode Set Up

TABLE 4. Power Supply Configuration Options

ESD Protection

ESD Performance of the USB1T1102

HBM D+/D-: 15.0kV HBM, all other pins (Mil-Std 883E): 6.5kV

ESD Protection: D+/D- Pins

Since the differential pins of a USB transceiver may be subjected to extreme ESD voltages, additional immunity has been included in the D+ and D- pins without compromising performance. The USB1T1102 differential pins have ESD protection to the following limits:

- 15kV using the contact Human Body Model
- 8kV using the Contact Discharge method as specified in IEC 61000-4-2

Human Body Model

Figure 1 shows the schematic representation of the Human Body Model ESD event. Figure 2 is the ideal waveform representation of the Human Body Model.

IEC 61000-4-2, IEC 60749-26 and IEC 60749-27

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment, and as such evaluates the equipment in its entirety for ESD immunity. Fairchild Semiconductor has evaluated this device using the IEC 6100-4-2 representative system model depicted in Figure 3. Under the additional standards set forth by the IEC, this device is also compliant with IEC 60749-26 (HBM) and IEC 60749-27 (MM).

Additional ESD Test Conditions

For additional information regarding our product test methodologies and performance levels, please contact Fairchild Semiconductor.






FIGURE 1. Human Body ESD Test Model








FIGURE 3. IEC 61000-4-2 ESD Test Model

USB1T1102

Absolute Maximum Ratings(Note 4)

	•	Conditions	•
Supply Voltage (V _{CC})(5V)	-0.5V to +6.0V	Conditions	
I/O Supply Voltage (V _{CCIO})	-0.5V to +4.6V	DC Supply Voltage V _{CC} (5V)	4.0V to 5.5V
Latch-up Current (I _{LU})		I/O DC Voltage V _{CCIO}	1.65V to 3.6V
$V_{I} = -1.8V$ to +5.4V	150 mA	DC Input Voltage Range (VI)	0V to V _{CCIO} +5.5V
DC Input Current (I _{IK})		DC Input Range for AI/O (V _{AI/O})	0V to V_{CC}
V ₁ < 0	–50 mA	Pins D+ and D-	0V to 3.6V
DC Input Voltage (VI)		Operating Ambient Temperature	
(Note 5)	–0.5V to V_{CCIO} +5.5V	(T _{AMB})	-40°C to +85°C
DC Output Diode Current (I _{OK})			
$V_{O} > V_{CC} \text{ or } V_{O} < 0$	±50 mA		
DC Output Voltage (V _O)			
(Note 5)	–0.5V to V_{CCIO} + 0.5V		
Output Source or Sink Current (I _O)			
$V_{O} = 0$ to V_{CC}			
Current for D+, D– Pins	±50 mA		
Current for RCV, V_m/V_p	±15 mA		
DC V _{CC} or GND Current			
(I _{CC} , I _{GND})	±100 mA		
ESD Immunity Voltage (V _{ESD});			
Contact HBM		Note 4: The Absolute Maximum Ratings are	
Pins D+, D–, V_{CC} (5.5V) and GND	15kV	the safety of the device cannot be guarantee operated at these limits. The parametric value	
All Other Pins	6.5kV	Characteristic tables are not guaranteed at th	
Storage Temperature (T _{STO})	-40°C to + 125°C	The "Recommended Operating Conditions" ta for actual device operation.	ble will define the conditions
Power Dissipation (P _{TOT})		Note 5: IO Absolute Maximum Rating must be	observed.
I _{CC} (5V)	48 mW		
I _{CCIO}	9 mW		
1			

Recommended Operating

DC Electrical Characteristics (Supply Pins)

Over recommended range of supply voltage and operating free air temperature (unless otherwise noted). V_{CC} (5V) = 4.0V to 5.5V or V_{REG} (3.3V) = 3.0V to 3.6V, V_{CCIO} = 1.65V to 3.6V

				Limits			
Symbol	Parameter	Conditions	-40	C to +85°C		Units	
			Min	Тур	Max	1	
V _{REG} (3.3V)	Regulated Supply Output	Internal Regulator Option;	3.0	3.3	3.6		
		$I_{LOAD} \le 300 \ \mu A$	(Note 6)(Note 7)			V	
I _{CC}	Operating Supply Current (V _{CC} 5.0)	Transmitting and Receiving at		4.0	8.0	A	
		12 Mbits/s; $C_{LOAD} = 50 \text{ pF} (D+, D-)$		(Note 8)		mA	
I _{CCIO}	I/O Operating Supply Current	Transmitting and Receiving at		1.0	2.0	mA	
		12 Mbits/s		(Note 8)			
ICC (IDLE)	Supply Current during	IDLE: $V_{D+} \geq 2.7 \text{V}, \ V_{D-} \leq 0.3 \text{V};$			300		
	FS IDLE and SE0 (V _{CC} 5.0)	SE0: $V_{D+} \leq 0.3 V, \ V_{D-} \leq 0.3 V$			(Note 9)	μA	
ICCIO (STATIC)	I/O Static Supply Current	IDLE, SUSPND or SE0			20.0	μA	
ICC(SUSPND)	Suspend Supply Current	SUSPND = HIGH			25.0		
	USB1T1102	OE = HIGH			(Note 9)	1	
		$V_m = V_p = OPEN$					
	Suspend Supply Current	SUSPND = HIGH			40.0	μA	
	USB1T1102R	OE = HIGH			(Note 10)		
		$V_p = V_m = OPEN$					
V _{CCTH}	V _{CC} Threshold Detection Voltage	$1.65V \leq V_{CCIO} \leq 3.6V$					
		Supply Lost			3.6	V	
		Supply Present	4.1				
V _{CCHYS}	V _{CC} Threshold Detection	V _{CCIO} = 1.8V		70.0		mV	
	Hysteresis Voltage			70.0		mv	

Symbol					Limits		
	Parameter		Conditions		-40°C to +8	5°C	Unit
				Min	Тур	Max	
/ _{CCIOTH}	V _{CCIO} Threshold Detection Voltage	e 2.7V	$\leq V_{REG} \leq 3.6V$				
			bly Lost			0.5	V
		Supp	bly Present	1.4			
/ _{CCIOHYS}	V _{CCIO} Threshold Detection	V _{REC}	₃ = 3.3V		450		mV
	Hysteresis Voltage						
REGTH	Regulated Supply Threshold	1.65	$V \leq V_{CCIO} \leq V_{REG}$				
	Detection Voltage	2.7V	$\leq V_{REG} \leq 3.6V$				v
		Supp	bly Lost		0.8		v
		Supp	bly Present	2.4 (Note 1	1)		
/ _{REGHYS}	Regulated Supply Threshold	V _{CCI}	_O = 1.8V		450		
	Detection Hysteresis Voltage				450		mV
Note 6: I _{LOAD} in	ncludes the pull-up resistor current via p	pin V _{PU}					
	nimum voltage in Suspend mode is 2.7						
	ted in production, value based on chara						
Note 9: Exclude	es any current from load and V_{PU} curre	nt to the	1.5kΩ resistor.				
	les current between V _{pu} and the 1.5k in						
Note 11: When	V_{CCIO} $<$ 2.7V, minimum value for V_{REG}	_{STH} = 2.0∖	for supply present condition.				
	ctrical Characteris						
Over recomme	ended range of supply voltage and c	operating	free air temperature (unless oth	herwise noted).			
	_				Lin		
Symbol	Parameter		Test Conditions			o +85°C	Units
					Min	Max	
					WIIII	mux	
-							
/ _{IL}	LOW Level Input Voltage					0.3	V
/ _{IL}	HIGH Level Input Voltage				0.6*V _{CCIO}		V V
/ _{IL} / _{IH}	HIGH Level Input Voltage OUTPUT LEVELS:					0.3	
/ _{IL} / _{IH}	HIGH Level Input Voltage		I _{DL} = 2 mA			0.3	
nput Levels / _{IL} / _{IH} / _{OL}	HIGH Level Input Voltage OUTPUT LEVELS: LOW Level Output Voltage		I _{OL} = 100 μA		0.6*V _{CCIO}	0.3	V
V _{IL} V _{IH} V _{OL}	HIGH Level Input Voltage OUTPUT LEVELS:		I _{OL} = 100 μA I _{OH} = 2 mA		0.6*V _{CCIO}	0.3	V
V _{IL} V _{IH} V _{OL}	HIGH Level Input Voltage OUTPUT LEVELS: LOW Level Output Voltage HIGH Level Output Voltage		I _{OL} = 100 μA		0.6*V _{CCIO}	0.3	V . V
V _{IL} V _{IH} V _{OL}	HIGH Level Input Voltage OUTPUT LEVELS: LOW Level Output Voltage HIGH Level Output Voltage		$\begin{split} I_{OL} &= 100 \; \mu A \\ I_{OH} &= 2 \; m A \\ I_{OH} &= 100 \; \mu A \end{split}$		0.6*V _{CCIO}	0.3	V . V
V _{IL} V _{IH} V _{OL}	HIGH Level Input Voltage OUTPUT LEVELS: LOW Level Output Voltage HIGH Level Output Voltage		I _{OL} = 100 μA I _{OH} = 2 mA		0.6*V _{CCIO}	0.3 0.4 0.15 ±1.0	V . V . V
/IL /IH /OL /OH Leakage Curre	HIGH Level Input Voltage OUTPUT LEVELS: LOW Level Output Voltage HIGH Level Output Voltage		$\begin{split} I_{OL} &= 100 \; \mu A \\ I_{OH} &= 2 \; m A \\ I_{OH} &= 100 \; \mu A \end{split}$		0.6*V _{CCIO}	0.3 0.4 0.15	V . V
/ _{IL} / _{IH} / _{OL} / _{OH} _eakage Curre	HIGH Level Input Voltage OUTPUT LEVELS: LOW Level Output Voltage HIGH Level Output Voltage		$\begin{split} I_{OL} &= 100 \; \mu A \\ I_{OH} &= 2 \; m A \\ I_{OH} &= 100 \; \mu A \end{split}$		0.6*V _{CCIO}	0.3 0.4 0.15 ±1.0	V . V . V

DC Electrical Characteristics (Analog I/O Pins – D+, D– Pins)

Over recommended range of supply voltage and operating free air temperature (unless otherwise noted). $V_{CC}=4.0V$ to 5.5V or $V_{REG}=3.0V$ to 3.6V

	Parameter			Limits			
Symbol		Test Condition	-4	−40°C to +85°C		Units	
			Min	Тур	Max	1	
Input Levels	- Differential Receiver						
V _{DI}	Differential Input Sensitivity	V _{I(D+)} - V _{I(D-)}	0.2			V	
V _{CM}	Differential Common Mode Voltage		0.8		2.5	V	
	LS – Single-ended Receiver						
V _{IL}	LOW Level Input Voltage				0.8	V	
V _{IH}	HIGH Level Input Voltage		2.0			V	
V _{HYS}	Hysteresis Voltage		0.30		0.7	V	
Output Leve	ls						
V _{OL}	LOW Level Output Voltage	$R_L = 1.5 k\Omega$ to 3.6V			0.3	V	
V _{OH}	HIGH Level Output Voltage	$R_L = 15k\Omega$ to GND	2.8 (Note 13)		3.6	V	
Leakage Cur	rent						
I _{OFF}	Input Leakage Current Off State				±1.0	μA	
	CAPACITANCE	•					
C _{I/O}	I/O Capacitance	Pin to GND			20.0	pF	
Resistance	•						
Z _{DRV}	Driver Output Impedance			41.0 (Note 14)		Ω	
Z _{IN}	Driver Input Impedance		10.0			MΩ	
R _{SW}	Switch Resistance				10.0	Ω	
V _{TERM}	Termination Voltage	R _{PU} Upstream Port	3.0 (Note 15) (Note 16)		3.6	v	

Note 13: If V_{OH} min. = V_{REG} - 0.2V.

Note 14: Includes external resistors of 29 Ω on both D+ and D– pins.


Note 15: This voltage is available at pin V_{PU} and $V_{\text{REG}}.$


Note 16: Minimum voltage is 2.7V in the suspend mode.

		Test Conditions	Limits			
Symbol	Parameter		 Min	10°C to ⊹85 Typ	°C Max	Unit
Driver Cha	racteristics				1	
R	Output Rise Time	$C_{L} = 50 - 125 \text{ pF}$	4.0		20.0	
		10% to 90%				ns
F	Output Fall Time	Figures 4, 8	4.0		20.0	
RFM	Rise/Fall Time Match	t _F / t _R Excludes First Transition	90.0		111.1	%
,	Output Officer I Occurrent Maltane	from Idle State				
/ _{CRS}	Output Signal Crossover Voltage	Excludes First Transition from	1.3		2.0	V
Note 17) Driver Tim	ing	Idle State see Waveform				
	Propagation Delay					
PLH	(V _p /V _{po} , V _m /V _{mo} to D+/D-)	Figures 5, 8			18.0	ns
PHL	Driver Disable Delay					
PHZ PLZ	(OE to D+/D-)	Figures 7, 9			15.0	ns
PLZ	Driver Enable Delay					
PZL	$\overline{(OE \text{ to } D+/D-)}$	Figures 7, 9			15.0	ns
Receiver T	, ,					
PLH	Propagation Delay (Diff)	F: 0.40			45.0	
PHL	(D+/D- to Rev)	Figures 6, 10			15.0	ns
PLH	Single Ended Receiver Propagation Delay	Figure 0, 40			40.0	
PHL	(D+/D- to $V_p/V_{po}, V_m/V_{mo})$	Figures 6, 10			18.0	ns
Note 17: N	ot production tested, guaranteed by characterizati					
Note 17: N						
Note 17: N						
Note 17: N						
Note 17: N						
Note 17: N						
Note 17: N						
Note 17: N						
Note 17: N						
Note 17: N						
Note 17: N						



Typical Application Configurations







Tape and Reel Specification

	Tape Format for ML	P			
	Package	Таре	Number	Cavity	Cover Tape
	Designator	Section	Cavities	Status	Status
)		Leader (Start End)	125 (typ)	Empty	Sealed
	MPX/MHX	Carrier	2500/3000	Filled	Sealed
		Trailer (Hub End)	75 (typ)	Empty	Sealed

TAPE DIMENSIONS inches (millimeters)

