# <sup>®</sup>ZilŒ

#### PRELIMINARY CUSTOMERPROCUREMENTSPECIFICATION

## Z86E04/E08SL1866 CMOSZ8®OTPMICROCONTROLLER

#### **FEATURES**

Part	ROM	RAM*	Speed
Number	(Kbytes)	(Bytes)	(MHz)
Z86E08	2	125	12
Z86E04	1	125	8

\* General-Purpose

- 18-Pin DIP and SOIC Packages
- 3.0- to 5.5-Volt @ 0°C to 70°C
- 14 Input / Output Lines
- Six Vectored, Prioritized Interupts with Programmable Polarity
- Two Analog Comparators

#### Program Options:

- Low Noise
- ROM Protect
- Auto Latch
- Watch-Dog Timer (WDT)
- Two Programmable 8-Bit Counter/Timers, Each wth 6-Bit Programmable Prescaler
- WDT/ Power-On Reset (POR)
- On-Chip Oscillator that Accepts XTAL, Ceramic Resonance, LC, or External Clock
- Clock-Free WDT Reset
- Low-Power Consumption (50mw)
- Fast Instruction Pointer (1µs @ 12 MHz)

#### **GENERAL DESCRIPTION**

Zilog's Z86E04/E08 Microcontrollers (MCU) are One-Time Programmable (OTP) members of the Z8<sup>®</sup> single-chip microcontroller family which allow easy software development, debug, prototyping, and small production runs not economically desirable with masked ROM versions.

For applications demanding powerful I/O capabilities, the Z86E04/E08's dedicated input and output lines are grouped into three ports, and are configurable under software control to provide timing, status signals, or parallel I/O.

Two on-chip counter/timers, with a large number of user selectable modes, offload the system of administering real-time tasks such as counting/timing and I/O data communications.

Note: All Signals with a preceding front slash, "/", are active Low, e.g.: B/ /W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V <sub>cc</sub>	V <sub>DD</sub>
Ground	GND	V <sub>SS</sub>

#### GENERAL DESCRIPTION (Continued)



Functional Block Diagram

#### **PIN DESCRIPTION**





**18-Pin EPROM Mode Configuration** 

**18-Pin Standard Mode Configuration** 



**18-Pin SOIC Configuration** 

#### STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Test Load Diagram).



Test Load Diagram

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Min	Мах	Units
V <sub>cc</sub>	Supply Voltage*	-0.3	+7	V
T <sub>stg</sub>	Storage Temp	-65	+150	°C
T <sub>A</sub>	Oper Ambient Temp	ŧ	†	°C

#### Notes:

\* Voltages on all pins with respect to GND.

† See Ordering Information

Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAPACITANCE

 $T_A = 25^{\circ}C$ ,  $V_{CC} = GND = 0V$ , f =1.0 MHz, unmeasured pins to GND.

Parameter	Мах
Input Capacitance	10 pF
Output Capacitance	20 pF
I/O Capacitance	25 pF

#### **V**<sub>cc</sub> SPECIFICATION

3.0-V to 5.5-V @ 0°C to 70°C

#### **PRODUCT RECOMMENDATIONS**

Zilog recommends the following programming equipment for use with this One-Time Programmable product:

Device	Zilog	Revision Level
Type	Support Tool	Software
Z86E08	Z86CCP00ZEM	3.0

Some non-Zilog programmers may have different programming waveforms, voltages and timings and not all programmers may meet the programming requirements of Zilog's One-Time Programmable products.

If difficulty is encountered in programming a Zilog OTP product, please contact your local Zilog sales office.

#### DC ELECTRICAL CHARACTERISTICS

			$T_{\mu} = 0^{\circ}C to + 70^{\circ}C$		Typical			
Sym	Parameter	U <sub>CC</sub> [4]	Min	Мак	@25°C	Units	Conditions	Notes
	Max Input Voltage	4.5V		12		V	I <sub>10</sub> <250µA	
		55V		12		V	I<250µA	
$V_{_{\rm CH}}$	ClockInputHigh Voltage	45V	$0.8V_{\rm cc}$	$V_{cc}$ +03	2.8	V	DrivenbyExternal	
	Volidge	55V	08V	V 103	28	V	DrivenbyExternal	
		524	0.0 V <sub>CC</sub>	VCC102	2.0	v	ClockGenerator	
V <sub>L</sub>	ClockInputLow	4.5V	V <sub>SS</sub> -0.3	0.2V <sub>CC</sub>	1.7	V	DrivenbyExternal	
	Voltage						ClockGenerator	
		5 <i>5</i> V	V <sub>SS</sub> -0.3	$0.2V_{\rm CC}$	1.7	V	DrivenbyExternal ClockGenerator	
Ver	InputHighVoltage	45V	07Vcc	Voot03	2.8	V		
чн	input ign voluge	55V	$0.7 V_{CC}$	$V_{\rm CC}+0.3$	2.8	v		
VI	InputLowVoltage	45V	V <sub>ss</sub> -0.3	0.2V <sub>CC</sub>	1.5	V		
L	1 0	55V	V <sub>SS</sub> -0.3	$0.2V_{CC}$	1.5	V		
V <sub>CH</sub>	OutputHighVoltage	4.5V	V <sub>cc</sub> -0.4		4.8	V	I <sub>OH</sub> =-2.0mA	[5]
		55V	V <sub>00</sub> -0.4		4.8	V	$I_{OH} = -2.0 \text{mA}$	[5]
		45V	V <sub>00</sub> -0.4		4.8	V	LowNoise@I <sub>OH</sub> =-0	).5mA
		55V	V <sub>CC</sub> -0.4		4.8	V	LowNoise@I <sub>OH</sub> =-0	0.5mA
Val	OutputLow Voltage	45V		0.4	0.1	V	$I_{OL}$ =+4.0 mA	[5]
		55V		0.4	0.1	V	$I_{OL}$ =+4.0 mA	[5]
		45V		0.4	0.1	V	LowNoise@I <sub>OL</sub> =1.0	mA
		55V		0.4	0.1	V	LowNoise@I <sub>OL</sub> =1.0	mA
$\overline{V_{\alpha_2}}$	OutputLowVoltage	45V		1.0	0.8	V	I <sub>OL</sub> =+12mA,	[5]
		55V		0.8	0.8	V	I <sub>OL</sub> =+12mA,	[5]
VOHSET	ComparatorInput	45V		25	10	mV		
	OffsetVoltage	55V		25	10	nV		
V <sub>RST</sub>	V <sub>CC</sub> LowVoltage AutoReset		2.6	2.8	3.0	V	@6MHzMax, Int.CLKFreq	
IL.	InputLeakage	45V	-1.0	1.0		μA	V <sub>IN</sub> =OV,V <sub>CC</sub>	
	(InputBias	55V	-1.0	1.0		μA	V <sub>IN</sub> =OV,V <sub>CC</sub>	
	Currentof Comparator)							
$\overline{\mathbf{h}}$	OutputLeakage	45V	-1.0	1.0		μA	V <sub>IN</sub> =OV,V <sub>CC</sub>	
-		55V	-1.0	1.0		μA	$V_{\mathbb{N}} = OV, V_{CC}$	
V <sub>VICR</sub>	Comparator Input Common Mode Voltage Range		0	V <sub>CC</sub> -1.0		V		

#### DC ELECTRICAL CHARACTERISTICS (Continued)

Sym	Parameter	U <sub>cc</sub> [4]	T <sub>A</sub> =0°Cto+70°C Min Mex	<b>Typical</b> @25°C	Units	Conditions	Notes
I <sub>cc</sub>	SupplyCurrent	45V	11.0	6.8	mA	AllOutput and I/OPins	[7]
		5 <i>5</i> V	11.0	6.8	mA	Floating@2MHz AllOutput and I/OPins	[5]
		45V	15.0	8.2	mA	AllOutput and I/OPins	[5] [5]
		55V	15.0	8.2	mA	All Output and I/OPins	[7]
		3.0V	20.0	12.0	mA	All Output and I/OPins	[J] [5.6]
		5 <i>5</i> V	20.0	12.0	mA	AllOutput and I/OPins Floating @ 12MHz	[5,6]
I <sub>cc1</sub>	StandbyCurrent	3.0V	4.0	2.5	mA	HALTmodeV <sub>IN</sub> =0V,	
		55V	4.0	2.5	mA	$V_{CC}@2MHz$ HALTmode $V_{IN}=0V$ ,	[5]
		3.0V	5.0	3.0	mA	$V_{CC}@2MHz$ HALTmode $V_{IN}=OV$ ,	[5]
		55V	5.0	3.0	mA	$V_{CC} @8MHz$ HALTmode $V_{IN}=OV$ ,	[5]
		3.0V	7.0	4.0	mA	$V_{CC} @ 8MHz$ HALTmode $V_{IN} = OV$ ,	[5]
		5 <i>5</i> V	7.0	4.0	mA	$V_{CC} @ 12MHz$ HALTmode $V_{IN}$ =OV, $V_{CC} @ 12MHz$	[5,6]
$\overline{I_{cc}}$	SupplyCurrent	3.0V	11.0	6.8	mA	All Output and I/OPins	
	(LOW NOISE WIDDE)	55V	11.0	6.8	mA	AllOutput and I/OPins	
		3.0V	13.0	7.5	mA	All Output and I/OPins	
		55V	13.0	7.5	mA	All Output and I/OPins	
		3.0V	15.0	8.2	mA	AllOutput and I/OPins	
		5 <i>5</i> V	15.0	8.2	mA	All Output and I/OPins Floating @4MHz	

#### DC ELECTRICAL CHARACTERISTICS (Continued)

Sym	Parameter	U <sub>cc</sub> [4]	T <sub>r</sub> =0°Cto+70°C Min Mex	<b>Typical</b> @25°C	Units	Conditions
I <sub>cc1</sub>	StandbyCurrent (LowNoiseMode)	45V	1.6	0.9	mA	HALTmode $V_{IN}=0V$ , $V_{CC}@1MHz$
	(,	55V	1.6	0.9	mA	HALTmodeV <sub>IN</sub> =0V, $V_{cc}@1MHz$
		45V	1.9	1	mA	HALTmodeV <sub>IN</sub> =0V, $V_{cc}$ @2MHz
		55V	1.9	1	mA	HALTmode $V_{IN}$ =0V, V <sub>cc</sub> @2MHz
		45V	2.4	1./5	mA	HALTmodeV <sub>IN</sub> = $0V$ , V <sub>CC</sub> @4MHz
		55V	2.4	1.5	mA	HALTmode $V_{IN}$ =0V, $V_{CC}$ @4MHz
I <sub>CC2</sub>	StandbyCurrent	45V	10	1.0	μA	STOPmodeV <sub>IN</sub> =OV, V <sub>CC</sub> WDTisnotRunning
		55V	10	1.0	μA	STOPmodeV <sub>IN</sub> =OV, V <sub>CC</sub> WDTisnotRunning
I <sub>ALL</sub>	AutoLatchLow Current	45V	32	16	μA	$OV < V_{\mathbb{N}} < V_{CC}$
		55V	32	16	μA	$OV < V_{IN} < V_{CC}$
I <sub>ALH</sub>	AutoLatchHigh Current	4 <i>5</i> V	-25	-8.0	μA	$OV < V_{IN} < V_{CC}$
		55V	-25	-8.0	μA	$OV < V_{IN} < V_{CC}$

Notes:

 $[2] \quad V_{SS} = 0V = GND$ 

- [4]  $V_{CC}$  = 3.0V to 5.5V, typical values measured at  $V_{CC}$  = 3.3V and  $V_{CC}$  = 5.0V.
- [5] Standard Mode (not Low EMI mode)

[6] Z86E08 only.

[7] CL1 = 100 pF, CL2 = 220 pF, RF = 30 kOhm

<sup>[1]</sup> Port 2 and Port 0 only.

<sup>[3]</sup> The device operates down to  $V_{RST}$  of the specified frequency for  $V_{RST}$  The minimum operational  $V_{CC}$  is determined on the value of the voltage  $V_{RST}$  at the ambient temperature. The  $V_{RST}$  increases as the temperature decreases.

### AC ELECTRICAL CHARACTERISTICS



**AC Electrical Timing Diagram** 

**AC ELECTRICAL CHARACTERISTICS** Timing Table (Standard Mode for SCLK/TCLK = XTAL/2)

	T <sub>A</sub> =0°Cto+70°C									
<b>.</b> L	0hl	D		8MHz	(CØ4)	12MH	z(C08)	11-3-		
NO	symbol	Parameter	D <sup>CC</sup>	Min	MEK	Min	MEK	Units	NOTES	
1	TpC	InputClockPeriod	45V	125	IC	83	IC	ns	[1]	
			55V	125	IC	83	IC	ns	[1]	
2	TiC,TfC	Clock Input Rise	45V		25		15	ns	[1]	
		andFallTimes	55V		25		15	ns		
3	TwC	InputClockWidth	45V	62		41			[1]	
			55V	62		41		ns	[1]	
4	TwTinL	TimerInputLowWidth	3.0V	70		70		ns	[1]	
			55V	70		70		ns	[1]	
5	TwTinH	TimerInputHighWidth	3.0V	5TpC		5TpC		[1]		
			55V	5TpC		5TpC		[1]		
6	TpTin	TimerInputPeriod	3.0V	8TpC		8TpC			[1]	
			55V	8TpC		8TpC			[1]	
7	TrTin,	TimerInputRise	3.0V		100		100	ns	[1]	
	TťTin	andFallTimer	55V		100		100	ns	[1]	
8	TwL	Int.RequestInput	3.0V	70		70		ns	[1,2]	
		LowTime	55V	70		70		ns	[1,2]	
9	TwlH	Int.RequestInput	3.0V	5TpC		5TpC			[1]	
		HighTime	55V	5TpC		5TpC			[1,2]	
10	Twdt	Watch-DogTimer	3.0V	12		12		ms	[1]	
		DelayTimeforTimeout	55V	12		12		ms	[1]	
11	Tpor	Power-OnResetTime	3.0V	12		12		ms	[1]	
			55V	12		12		ms	[1]	

Notes:

[1] Timing Reference uses 0.7  $V_{CC}$  for a logic 1 and 0.2  $V_{CC}$  for a logic 0. [2] Interrupt request through Port 3 (P33-P31).

# AC ELECTRICAL CHARACTERISTICS Low Noise Mode

	$T_{\rm H} = 0^{\circ} C  to + 70^{\circ} C$										
Nh	Sumbol	Parameter	ILa	1M Min	HZ Max	4Min	HZ Max	Units	Notes		
	oginiboi		Pu						1.000		
1	TPC	InputClockPeriod	4.5V	1000	DC	250	IC	ns	[1]		
			55V	1000	IC	250	IC	ns	[1]		
2	TiC	Clock Input Rise	4.5V		25		25	ns	[1]		
	TIC	andFallTimes	55V		25		25	ns	[1]		
3	TwC	InputClockWidth	4.5V	500		125		ns	[1]		
			55V	500		125		ns	[1]		
4.	TwTinL	TimerInputLowWidth	4.5V	70		70		ns	[1]		
			55V	70		70		ns	[1]		
5	TwTinH	TimerInputHighWidth	45V	2.5TpC	2	2.5Tp	С		[1]		
			55V	2.5TpC	2	2.5Tp	С		[1]		
6	TpTin	TimerInputPeriod	45V	4TpC		4TpC			[1]		
			55V	4TpC		4TpC			[1]		
7	TrTin,	TimerInputRise	45V		100		100	ns	[1]		
	TťTin	andFallTimer	55V		100		100	ns	[1]		
8	TwL	Int.RequestInput	4.5V	70		70		ns	[1,2]		
		LowTime	55V	70		70		ns	[1,2]		
9	TwlH	Int.RequestInput	4.5V	2.5TpC	2	2.5Tp	С		[1]		
		HighTime	55V	2.5TpC	2	2.5Tp	С		[1,2]		
10	Twdt	Watch-DogTimer	4.5V	12		12		ms	[1]		
		DelayTimeforTimeout	55V	12		12		ms	[1]		

Notes:

[1] Timing Reference uses 0.7  $V_{CC}$  for a logic 1 and 0.2  $V_{CC}$  for a logic 0. [2] Interrupt request through Port 3 (P33-P31).

#### PRECAUTIONS

1) ROM Protect does not automatically enable the Low EMI Mode.

#### Low Margin:

Customer is advised that this product does not meet Zilog's internal guardbanded test policies for the specification requested and is supplied on an exception basis. Customer is cautioned that delivery may be uncertain and that, in addition to all other limitations on Zilog liability

**Pre-Characterization Product:** 

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or non-conformance with some aspects of the CPS may be found,

© 1996 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document. stated on the front and back of the acknowledgement, Zilog makes no claim as to quality and reliability under the CPS. The product remains subject to standard warranty for replacement due to defects in materials and workmanship.

either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 FAX 408 370-8056 Internet: http://www.zilog.com