

### 8-Bit CMOS Microcontrollers with A/D Converter

#### Devices included in this data sheet:

- PIC16C70
- PIC16C71
- PIC16C71A
- PIC16C72
- PIC16C73
- PIC16C73A
- PIC16C74
- PIC16C74A

#### **PIC16C7X Microcontroller Core Features:**

- High-performance RISC CPU
- · Only 35 single word instructions to learn
- All single cycle instructions (200 ns) except for program branches which are two cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- Interrupt capability
- · Eight level deep hardware stack
- Direct, indirect and relative addressing modes
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code-protection
- · Power saving SLEEP mode
- · Selectable oscillator options
- · 8-bit multichannel analog-to-digital converter

- Low-power, high-speed CMOS EPROM technology
- · Fully static design
- Wide operating voltage range: 3.0V to 6.0V
- High Sink/Source Current 25/25 mA
- Commercial, Industrial and Automotive Temperature Range
- · Low-power consumption:
  - < 2 mA @ 5V. 4 MHz
  - 15 μA typical @ 3V, 32 kHz
  - < 1 μA typical standby current

#### PIC16C7X Peripheral Features:

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter. TMR1 can be incremented during sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Capture, Compare, PWM module(s)
- Capture is 16-bit, max. resolution 12.5 ns, compare is 16-bit, max. resolution 200 ns, max. PWM resolution is 10-bit
- Synchronous Serial Port (SSP) with SPI<sup>™</sup> and I<sup>2</sup>C<sup>™</sup>
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI)
- Parallel Slave Port (PSP) 8-bit wide, with external RD, WR and CS controls
- Brown-out detection circuitry for Brown-out Reset (BOR)

PIC16C7X Features	70	71	71A	72	73	73A	74	74A
Program Memory (EPROM)	512	1K	1K	2K	4K	4K	4K	4K
Data Memory (Bytes)	36	36	68	128	192	192	192	192
I/O Pins	13	13	13	22	22	22	33	33
Parallel Slave Port	_	_	_	_	_	_	Yes	Yes
Capture/Compare/PWM Modules	_	_	_	1	2	2	2	2
Timer Modules	1	1	1	3	3	3	3	3
A/D Channels	4	4	4	5	5	5	8	8
Serial Communication	_	_	_	SPI/I <sup>2</sup> C	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C, USART
In-Circuit Serial Programming	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Brown-out Reset	Yes	_	Yes	Yes	_	Yes	_	Yes
Interrupt Sources	4	4	4	8	11	11	12	12

I<sup>2</sup>C is a trademark of Philips Corporation. SPI is a trademark of Motorola Corporation.

#### **Pin Diagrams SSOP** PDIP, SOIC, Windowed CERDIP RA2/AN2 **←** □ • 1 18 ☐ **←** RA1/AN1 RA2/AN2 ←► RA3/AN3/VREF **◄** □ 2 17 ☐ **←** RA0/AN0 RA3/AN3/VREF ■ 2 19 ☐ **←** RA0/AN0 **PIC16C70** RA4/T0CKI **◄** □ 3 RA4/T0CKI ← □ 18 ☐ ← OSC1/CLKIN IC16C70 17 ☐ → OSC2/CLKOUT MCLR/VPP -15 ☐ → OSC2/CLKOUT MCLR/VPP -**→** 🛮 6 15 ☐ **←** VDD RB0/INT <del>◀</del> 13 ☐ **←** → RB7 RB1 **←** 7 12 ☐ **←** RB6 RB0/INT **◄** 13 ☐ **←** ■ RB6 12 ☐ **←** RB5 PDIP, SOIC, Windowed CERDIP 18 ☐ **← ►** RA1/AN1 RA2/AN2 **←** ■ • 1 RA3/AN3/VREF 17 ☐ **← ►** RA0/AN0 RA4/T0CKI ← ► 16 ☐ ← OSC1/CLKIN IC16C71 15 ☐ → OSC2/CLKOUT MCLR/VPP -14 ☐ **◆** VDD Vss -RB0/INT <del>◄</del> 13 ☐ **←** ■ RB7 RB2 **←** □ RB3 <del>◄</del> 10 ☐ **←** RB4 **SSOP** PDIP, SOIC, Windowed CERDIP RA2/AN2 <del>▼ ►</del> □ RA2/AN2 ← □ 19 ☐ **←** RA0/AN0 RA3/AN3/VREF **◄** □ 2 RA3/AN3/VRFF -**PIC16C71A PIC16C71** RA4/T0CKI ← 3 16 ☐ ← OSC1/CLKIN RA4/T0CKI <del>◄</del> 18 ☐ ← OSC1/CLKIN MCLR/VPP → 15 ☐ —➤ OSC2/CLKOUT MCLR/Vpp -17 ☐ —➤ OSC2/CLKOUT 16 ☐ **←** VDD Vss -14 ☐ **←** VDD Vss -RB0/INT ← 6 13 ☐ **←** ■ RB7 15 ☐ **←** VDD 12 ☐ **←** RB6 RB0/INT ◀ 11 ☐ **←** → RB5 13 ☐ **←** RB6 RB2 <del>▼ </del> RB1 <del>▼ ►</del> RB3 **←** ■ 9 10 □ **→** RB4 RB2 <del>◀</del> 12 ☐ **←** RB5 RB3 <del>◄</del> 10 SDIP, SOIC, Windowed Side Brazed Ceramic **SSOP** MCL R/VPP MCLR/Vpp -RA0/AN0 ← □ 27 ☐ **←** RB6 RA0/AN0 **→** □ 2 27 ☐ **←** RB6 RA1/AN1 **←** □ 3 26 ☐ **←** RB5 RA1/AN1 **→** □ 3 26 ☐ **←** RB5 RA2/AN2 ←► □ 25 ☐ **←** RB4 RA2/AN2 <del>▼</del> RA3/AN3/VREF <del>←</del> 24 ☐ **← ►** RB3 RA3/AN3/VREF ◀ IC16C72 IC16C72 RA4/T0CKI ← ☐ 6 23 ☐ **←** ■ RB2 23 ☐ **←** ■ RB2 RA4/T0CKI <del>→ </del> 6 RA5/AN4/SS ← □ □ Vss ← □ 22 ☐ **← ►** RB1 RA5/AN4/SS → 7 22 ☐ **←** RB1 ■ RB0/INT 20 OSC1/CLKIN -**→** 🛮 9 OSC1/CLKIN -20 OSC2/CLKOUT ← OSC2/CLKOUT ← ☐ 10

RC0/T1OSO/T1CKI ◀

RC1/T1OSI ◀

RC3/SCK/SCL ← 14

18 ☐ **←** RC7

16 ☐ ←→ RC5/SDO

15 ☐ ← RC4/SDI/SDA

18 ☐ **←** RC7

16 ☐ ←→ RC5/SDO


15 ☐ ← RC4/SDI/SDA

RC0/T1OSO/T1CKI ◀

RC1/T1OSI <del>◀</del>

RC2/CCP1 <del>◄</del>

RC3/SCK/SCL ← ☐ 14



#### **Table of Contents**

1.0	General Description	5
2.0	PIC16C7X Device Varieties	7
3.0	Architectural Overview	g
4.0	Memory Organization	21
5.0	I/O Ports	43
6.0	Overview of Timer Modules	57
7.0	Timer0 Module	59
8.0	Timer1 Module	65
9.0	Timer2 Module	69
10.0	Capture/Compare/PWM Module(s)	71
11.0	Synchronous Serial Port (SSP) Module	77
12.0	Universal Synchronous Asynchronous Receiver Transmitter (USART)	93
13.0	Analog-to-Digital Converter (A/D) Module	109
14.0	Special Features of the CPU	121
15.0	Instruction Set Summary	141
16.0	Development Support	153
17.0	Electrical Characteristics for PIC16C70 and PIC16C71A	159
18.0	DC and AC Characteristics Graphs and Tables for PIC16C70 and PIC16C71A	173
19.0	Electrical Characteristics for PIC16C71	175
20.0	DC and AC Characteristics Graphs and Tables for PIC16C71	189
21.0	Electrical Characteristics for PIC16C72	197
22.0	DC and AC Characteristics Graphs and Tables for PIC16C72	217
	Electrical Characteristics for PIC16C73/74	
24.0	DC and AC Characteristics Graphs and Tables for PIC16C73/74	241
	Electrical Characteristics for PIC16C73A/74A	
	DC and AC Characteristics Graphs and Tables for PIC16C73A/74A	
	Packaging Information	
	endix A:	
Appe	endix B: Compatibility	283
Appe	endix C: What's New	284
Appe	endix D: What's Changed	284
Арре	endix E: PIC16/17 Microcontrollers	285
	Index	
	Connecting to Microchip BBS	
	Reader Response	304
	Product Information System	305

For register and module descriptions in this data sheet, device legends show which devices apply to those sections. As an example, the legend below would mean that the following section applies only to the PIC16C71A, PIC16C72, PIC16C73A and PIC16C74A devices.

**Applicable Devices** 

70 71 71A 72 73 73A 74 74A

### To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

#### 1.0 GENERAL DESCRIPTION

The PIC16C7X is a family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers with integrated analog-to-digital (A/D) converters, in the PIC16CXX mid-range family.

All PIC16/17 microcontrollers employ an advanced RISC architecture. The PIC16CXX microcontroller family has enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16CXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

The PIC16C70/71 devices have 36 bytes of RAM, and the PIC16C71A has 68 bytes of RAM. The PIC16C70/71/71A devices have 13 I/O pins. In addition a timer/counter is available. Also a 4-channel high-speed 8-bit A/D is provided. The 8-bit resolution is ideally suited for applications requiring low-cost analog interface, e.g. thermostat control, pressure sensing, etc.

The **PIC16C72** device has 128 bytes of RAM and 22 I/O pins. In addition several peripheral features are available including: three timer/counters, one Capture/Compare/PWM module and one serial port. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I<sup>2</sup>C) bus. Also a 5-channel high-speed 8-bit A/D is provided. The 8-bit resolution is ideally suited for applications requiring low-cost analog interface, e.g. thermostat control, pressure sensing, etc.

The PIC16C73/73A devices have 192 bytes of RAM and 22 I/O pins. In addition, several peripheral features are available including: three timer/counters, two Capture/Compare/PWM modules and two serial ports. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I<sup>2</sup>C) bus. The Universal Synchronous Asynchronous Receiver Transmitter (USART) is also known as the Serial Communications Interface or SCI. Also a 5-channel high-speed 8-bit A/D is provided. The 8-bit resolution is ideally suited for applications requiring low-cost analog interface, e.g. thermostat control, pressure sensing, etc.

The **PIC16C74/74A** devices have 192 bytes of RAM and 33 I/O pins. In addition several peripheral features are available including: three timer/counters, two Capture/Compare/PWM modules and two serial ports. The

Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I<sup>2</sup>C) bus. The Universal Synchronous Asynchronous Receiver Transmitter (USART) is also known as the Serial Communications Interface or SCI. An 8-bit Parallel Slave Port is provided. Also an 8-channel high-speed 8-bit A/D is provided. The 8-bit resolution is ideally suited for applications requiring low-cost analog interface, e.g. thermostat control, pressure sensing, etc.

The PIC16C7X family has special features to reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) feature provides a power saving mode. The user can wake up the chip from SLEEP through several external and internal interrupts and reset(s).

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lockup.

A UV erasable CERDIP packaged version is ideal for code development while the cost-effective One-Time-Programmable (OTP) version is suitable for production in any volume.

The PIC16C7X family fits perfectly in applications ranging from security and remote sensors to appliance control and automotive. The EPROM technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC16C7X very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, serial communication, capture and compare, PWM functions and coprocessor applications).

#### 1.1 Family and Upward Compatibility

Users familiar with the PIC16C5X microcontroller family will realize that this is an enhanced version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of enhancements. Code written for the PIC16C5X can be easily ported to the PIC16CXX family of devices (Appendix B).

#### 1.2 <u>Development Support</u>

The PIC16CXX family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low-cost development programmer and a full-featured programmer. A "C" compiler and fuzzy logic support tools are also available. (Section 16.0)

**TABLE 1-1: PIC16C7X FAMILY OF DEVICES** 

				Clock		Memory			Peri	eripherals	S			Features
				Todlow Uplace	To	GAMON STATE OF THE		Tolloon S	(Lyng)		Seuleito			Callande
			O TO LIBROR	(SOLD) TO	19/1	(e)	A STORY	7/1/de 1/2	40	(7,0) (8) (8) (8) (8) (8) (8) (8) (8) (8) (8	SOJIN	804	THON !	80/9
	S. S.	THINII.	Model	ON JOHN ON	DO 15	Selfas Selfas	1400	8 8 1 X	ONUOS TUI	Stantie	Se ito ito and see to the second seco	ES OF THE	S HOH	See Act of the Motor of the See Act
PIC16C70 <sup>(1)</sup>	20	512	36	TMR0		1	1	4	4	13	3.0-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C71	20	눚	36	TMR0		1	ı	4	4	13	3.0-6.0	Yes	I	18-pin DIP, SOIC
PIC16C71A <sup>(1)</sup>	20	¥	89	TMR0		I	I	4	4	13	3.0-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C72 <sup>(1)</sup>	20	¥	128	TMR0, TMR1, TMR2	-	SPI/I2C	I	2	ω	22	3.0-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16C73	20	<del>4</del>	192	TMR0, TMR1, TMR2	2	SPI/I²C, USART		2	-	22	3.0-6.0	Yes	I	28-pin SDIP, SOIC
PIC16C73A <sup>(1)</sup>	20	<del>4</del>	192	TMR0, TMR1, TMR2	2	SPI/I²C, USART		2	-	22	3.0-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16C74	20	<del></del>	192	TMR0, TMR1, TMR2	2	SPI/I <sup>2</sup> C, USART	Yes	ω	12	33	3.0-6.0	Yes		40-pin DIP; 44-pin PLCC, MQFP
PIC16C74A <sup>(1)</sup>	20	<del>4</del>	192	TMR0, TMR1, TMR2	2	SPI/I²C, USART	Yes	ω	12	33	3.0-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
All P	C16/17	<sup>7</sup> Fami	ly devi	ces have Power-	on R	teset, sel	ectable	Watch	T gop	imer,	selectable	code p	rotect	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability

All PIC16CXX Family devices use serial programming with clock pin RB6 and data pin RB7. Please contact your local sales office for availability of these devices.

Note 1:

#### 2.0 PIC16C7X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C7X Product Selection System section at the end of this data sheet. When placing orders, please use that page of the data sheet to specify the correct part number.

For the PIC16C7X family, there are two device "types" as indicated in the device number:

- C, as in PIC16C74. These devices have EPROM type memory and operate over the standard voltage range.
- LC, as in PIC16LC74. These devices have EPROM type memory and operate over an extended voltage range.

#### 2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes. Microchip's PICSTART™ and PRO MATE™ programmers both support the PIC16C7X. Third party programmers also are available; refer to the Microchip Third Party Guide for a list of sources.

#### 2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

# 2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

#### 2.4 <u>Serialized Quick-Turnaround</u> Production (SQTPSM) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

NOTES:

#### 3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16CXX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16CXX uses a Harvard architecture, in which, program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched from the same memory using the same bus. Separating program and data buses further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions (Example 3-1). Consequently, all instructions (35) execute in a single cycle (200 ns @ 20 MHz) except for program branches.

The table below lists program memory (EPROM) and data memory (RAM) for each PIC16C7X device.

Device	Program Memory	Data Memory
PIC16C70	512 x 14	36 x 8
PIC16C71	1K x 14	36 x 8
PIC16C71A	1K x 14	68 x 8
PIC16C72	2K x 14	128 x 8
PIC16C73	4K x 14	192 x 8
PIC16C73A	4K x 14	192 x 8
PIC16C74	4K x 14	192 x 8
PIC16C74A	4K x 14	192 x 8

The PIC16CXX can directly or indirectly address its register files or data memory. All special function registers, including the program counter, are mapped in the data memory. The PIC16CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16CXX simple yet efficient. In addition, the learning curve is reduced significantly.

PIC16CXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between the data in the working register and any register file.


The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a  $\overline{\text{borrow}}$  bit and a  $\overline{\text{digit}}$   $\overline{\text{borrow}}$  out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

© 1995 Microchip Technology Inc.

FIGURE 3-1: PIC16C70/71/71A BLOCK DIAGRAM



**PORTA** Data Bus Program Counter **EPROM** RA0/AN0 Program RA1/AN1 Memory RA2/AN2 RAM 8 Level Stack RA3/AN3/VREF 2K x 14 RA4/T0CKI RA5/AN4/SS (13-bit) Registers 128 x 8 Program 14 RAM Addr<sup>(1)</sup> ý 9 PORTB Bus Addr MUX Instruction reg RB0/INT Indirect Addr Direct Addr 8 RB7:RB1 FSR reg STATUS reg PORTC 8 RC0/T1OSO/T1CKI RC1/T1OSI RC2/CCP1 MUX Power-up Timer RC3/SCK/SCL RC4/SDI/SDA RC5/SDO Oscillator Instruction Start-up Timer Decode & Control RC6 ALU Power-on Reset RC7 8 Timing Generation Watchdog Timer W reg OSC1/CLKIN OSC2/CLKOUT Brown-out Reset  $\boxtimes$  $\boxtimes$ MCLR VDD, VSS Timer1 Timer2 Timer0 Synchronous Serial Port A/D CCP1 Note 1: Higher order bits are from the STATUS register.

FIGURE 3-2: PIC16C72 BLOCK DIAGRAM




FIGURE 3-3: PIC16C73/73A BLOCK DIAGRAM




FIGURE 3-4: PIC16C74/74A BLOCK DIAGRAM

**TABLE 3-1:** PIC16C70/71A PINOUT DESCRIPTION

Pin Name	DIP Pin#	SSOP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	18	16	I	ST/CMOS <sup>(3)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	17	15	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	4	4	4	I/P	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device.
						PORTA is a bi-directional I/O port.
RA0/AN0	17	19	17	I/O	TTL	Analog input0
RA1/AN1	18	20	18	I/O	TTL	Analog input1
RA2/AN2	1	1	1	I/O	TTL	Analog input2
RA3/AN3/VREF	2	2	2	I/O	TTL	Analog input3/VREF
RA4/T0CKI	3	3	3	I/O	ST	Can also be selected to be the clock input to the Timer0 module.  Output is open drain type.
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	6	7	6	I/O	TTL/ST <sup>(1)</sup>	RB0/INT can also be selected as an external interrupt pin.
RB1	7	8	7	I/O	TTL	
RB2	8	9	8	I/O	TTL	
RB3	9	10	9	I/O	TTL	
RB4	10	11	10	I/O	TTL	Interrupt on change pin.
RB5	11	12	11	I/O	TTL	Interrupt on change pin.
RB6	12	13	12	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming clock.
RB7	13	14	13	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming data.
Vss	5	4, 6	5	Р	_	Ground reference for logic and I/O pins.
VDD	14	15, 16	14	Р	_	Positive supply for logic and I/O pins.

Legend: I = input

O = output

I/O = input/output

P = power

— = Not used

TTL = TTL input

ST = Schmitt Trigger input

- Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.
  2: This buffer is a Schmitt Trigger input when used in serial programming mode.
  - 3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

**TABLE 3-2: PIC16C71 PINOUT DESCRIPTION** 

Pin Name	DIP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	16	I	ST/CMOS <sup>(3)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	15	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	4	4	I/P	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device.
					PORTA is a bi-directional I/O port.
RA0/AN0	17	17	I/O	TTL	Analog input0
RA1/AN1	18	18	I/O	TTL	Analog input1
RA2/AN2	1	1	I/O	TTL	Analog input2
RA3/AN3/VREF	2	2	I/O	TTL	Analog input3/VREF
RA4/T0CKI	3	3	I/O	ST	Can also be selected to be the clock input to the Timer0 module.  Output is open drain type.
					PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	6	6	I/O	TTL/ST <sup>(1)</sup>	RB0/INT can also be selected as an external interrupt pin.
RB1	7	7	I/O	TTL	
RB2	8	8	I/O	TTL	
RB3	9	9	I/O	TTL	
RB4	10	10	I/O	TTL	Interrupt on change pin.
RB5	11	11	I/O	TTL	Interrupt on change pin.
RB6	12	12	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming clock.
RB7	13	13	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming data.
Vss	5	5	Р	_	Ground reference for logic and I/O pins.
VDD	14	14	Р	_	Positive supply for logic and I/O pins.

Legend: I = input

O = output

I/O = input/output

P = power

— = Not used

TTL = TTL input

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

- 2: This buffer is a Schmitt Trigger input when used in serial programming mode.
- 3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

TABLE 3-3: PIC16C72 PINOUT DESCRIPTION

Pin Name	DIP Pin#	SSOP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	9	9	9	ı	ST/CMOS <sup>(3)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	10	10	10	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	1	1	1	I/P	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device.
						PORTA is a bi-directional I/O port.
RA0/AN0	2	2	2	I/O	TTL	Analog input0
RA1/AN1	3	3	3	I/O	TTL	Analog input1
RA2/AN2	4	4	4	I/O	TTL	Analog input2
RA3/AN3/VREF	5	5	5	I/O	TTL	Analog input3/VREF
RA4/T0CKI	6	6	6	I/O	ST	Can also be selected to be the clock input to the Timer0
						module. Output is open drain type.
RA5/AN4/SS	7	7	7	I/O	TTL	Analog input4 can also be the slave select for the synchronous serial port.
						PORTB is a bi-directional I/O port. PORTB can be software
					(4)	programmed for internal weak pull-up on all inputs.
RB0/INT	21	21	21	I/O	TTL/ST <sup>(1)</sup>	RB0/INT can also be selected as an external interrupt pin.
RB1	22	22	22	I/O	TTL	
RB2	23	23	23	I/O	TTL	
RB3	24	24	24	I/O	TTL	
RB4	25	25	25	I/O	TTL	Interrupt on change pin.
RB5	26	26	26	I/O	TTL	Interrupt on change pin.
RB6	27	27	27	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming clock.
RB7	28	28	28	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming data.
						PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	11	11	11	I/O	ST	RC0/T1OSO/T1CKI can also be selected as a Timer1 oscillator output/Timer1 clock input.
RC1/T1OSI	12	12	12	I/O	ST	RC1/T1OSI/CCP2 can also be selected as a Timer1 oscillator input or Capture2, input/Compare2 output/ PWM2 output.
RC2/CCP1	13	13	13	I/O	ST	RC2/CCP1 can also be selected as a Capture1 input/ Compare1 output/PWM1 output.
RC3/SCK/SCL	14	14	14	I/O	ST	RC3/SCK/SCL can also be selected as the synchronous serial clock input/output for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	15	15	15	I/O	ST	RC4/SDI/SDA can also be selected as the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).
RC5/SDO	16	16	16	I/O	ST	RC5/SDO can also be selected as the SPI Data Out (SPI mode).
RC6	17	17	17	I/O	ST	· ·
RC7	18	18	18	I/O	ST	
Vss	8, 19	8, 19	8, 19	Р	_	Ground reference for logic and I/O pins.
VDD	20	20	20	Р	_	Positive supply for logic and I/O pins.

Legend: I = input O = output

output I/O = input/output

P = power

— = Not used

TTL = TTL input ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

**TABLE 3-4:** PIC16C73/73A PINOUT DESCRIPTION

Pin Name	DIP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	9	9	I	ST/CMOS <sup>(3)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	10	10	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	1	1	I/P	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device.
					PORTA is a bi-directional I/O port.
RA0/AN0	2	2	I/O	TTL	Analog input0
RA1/AN1	3	3	I/O	TTL	Analog input1
RA2/AN2	4	4	I/O	TTL	Analog input2
RA3/AN3/VREF	5	5	I/O	TTL	Analog input3/VREF
RA4/T0CKI	6	6	I/O	ST	Can also be selected to be the clock input to the Timer0 module. Output is open drain type.
RA5/AN4/SS	7	7	I/O	TTL	Analog input4 can also be the slave select for the synchronous serial port.
					PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	21	21	1/0	TTL/ST <sup>(1)</sup>	RB0/INT can also be selected as an external interrupt pin.
RB1	22	22	I/O	TTL	
RB2	23	23	I/O	TTL	
RB3	24	24	I/O	TTL	
RB4	25	25	I/O	TTL	Interrupt on change pin.
RB5	26	26	I/O	TTL	Interrupt on change pin.
RB6	27	27	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming clock.
RB7	28	28	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming data.
			.,,	11201	PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	11	11	I/O	ST	RC0/T1OSO/T1CKI can also be selected as a Timer1 oscillator output/Timer1 clock input.
RC1/T1OSI/CCP2	12	12	I/O	ST	RC1/T1OSI/CCP2 can also be selected as a Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output.
RC2/CCP1	13	13	I/O	ST	RC2/CCP1 can also be selected as a Capture1 input/ Compare1 output/PWM1 output.
RC3/SCK/SCL	14	14	I/O	ST	RC3/SCK/SCL can also be selected as the synchronous serial clock input/output for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	15	15	I/O	ST	RC4/SDI/SDA can also be selected as the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).
RC5/SDO	16	16	I/O	ST	RC5/SDO can also be selected as the SPI Data Out (SPI mode).
RC6/TX/CK	17	17	I/O	ST	RC6/TX/CK can also be selected as Asynchronous Transmit or USART Synchronous Clock.
RC7/RX/DT	18	18	I/O	ST	RC7/RX/DT can also be selected as the Asynchronous Receive or USART Synchronous Data.
Vss	8, 19	8, 19	Р	_	Ground reference for logic and I/O pins.
VDD	20	20	Р	_	Positive supply for logic and I/O pins.
Legend: Le input	O = outo		L/O .	nout/output	P - nower

Legend: I = input O = output I/O = input/output

P = power

— = Not used TTL = TTL input ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

TABLE 3-5: PIC16C74/74A PINOUT DESCRIPTION

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	13	14	30	ı	ST/CMOS <sup>(4)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	14	15	31	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	1	2	18	I/P	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device.
						PORTA is a bi-directional I/O port.
RA0/AN0	2	3	19	I/O	TTL	Analog input0
RA1/AN1	3	4	20	I/O	TTL	Analog input1
RA2/AN2	4	5	21	I/O	TTL	Analog input2
RA3/AN3/VREF	5	6	22	I/O	TTL	Analog input3/VREF
RA4/T0CKI	6	7	23	I/O	ST	Can also be selected to be the clock input to the Timer0 timer/counter. Output is open drain type.
RA5/AN4/SS	7	8	24	I/O	TTL	Analog input4 can also be the slave select for the synchronous serial port.
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	33	36	8	I/O	TTL/ST <sup>(1)</sup>	RB0/INT can also be selected as an external interrupt pin.
RB1	34	37	9	I/O	TTL	
RB2	35	38	10	I/O	TTL	
RB3	36	39	11	I/O	TTL	
RB4	37	41	14	I/O	TTL	Interrupt on change pin.
RB5	38	42	15	I/O	TTL	Interrupt on change pin.
RB6	39	43	16	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming clock.
RB7	40	44	17	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming data.

Legend: I = input O = output

— = Not used

I/O = input/output TTL = TTL input

Jt

P = power ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

<sup>2:</sup> This buffer is a Schmitt Trigger input when used in serial programming mode.

<sup>3:</sup> This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

<sup>4:</sup> This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

TABLE 3-5: PIC16C74/74A PINOUT DESCRIPTION (Cont.'d)

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
						PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	15	16	32	I/O	ST	RC0/T1OSO/T1CKI can also be selected as a Timer1 oscillator output or a Timer1 clock input.
RC1/T1OSI/CCP2	16	18	35	I/O	ST	RC1/T1OSI/CCP2 can also be selected as a Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output.
RC2/CCP1	17	19	36	I/O	ST	RC2/CCP1 can also be selected as a Capture1 input/ Compare1 output/PWM1 output.
RC3/SCK/SCL	18	20	37	I/O	ST	RC3/SCK/SCL can also be selected as the synchronous serial clock input/output for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	23	25	42	I/O	ST	RC4/SDI/SDA can also be selected as the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).
RC5/SDO	24	26	43	I/O	ST	RC5/SDO can also be selected as the SPI Data Out (SPI mode).
RC6/TX/CK	25	27	44	I/O	ST	RC6/TX/CK can also be selected as Asynchronous Transmit or USART Synchronous Clock.
RC7/RX/DT	26	29	1	I/O	ST	RC7/RX/DT can also be selected as the Asynchronous Receive or USART Synchronous Data.
						PORTD is a bi-directional I/O port or parallel slave port
RD0/PSP0	19	21	38	I/O	ST/TTL <sup>(3)</sup>	when interfacing to a microprocessor bus.
RD1/PSP1	20	22	39	1/0	ST/TTL <sup>(3)</sup>	
RD2/PSP2	21	23	40	1/0	ST/TTL <sup>(3)</sup>	
RD3/PSP3	22	24	41	I/O	ST/TTL <sup>(3)</sup>	
RD4/PSP4	27	30	2	1/0	ST/TTL <sup>(3)</sup>	
RD5/PSP5	28	31	3	I/O	ST/TTL <sup>(3)</sup>	
RD6/PSP6	29	32	4	I/O	ST/TTL <sup>(3)</sup>	
RD7/PSP7	30	33	5	I/O	ST/TTL <sup>(3)</sup>	
						PORTE is a bi-directional I/O port.
RE0/RD/AN5	8	9	25	I/O	ST/TTL <sup>(3)</sup>	RE0/RD/AN5 read control for parallel slave port, or analog input5.
RE1/WR/AN6	9	10	26	I/O	ST/TTL <sup>(3)</sup>	RE1/WR/AN6 write control for parallel slave port, or analog input6.
RE2/CS/AN7	10	11	27	I/O	ST/TTL <sup>(3)</sup>	RE2/CS/AN7 select control for parallel slave port, or analog input7.
Vss	12,31	13,34	6,29	Р	_	Ground reference for logic and I/O pins.
VDD	11,32	12,35	7,28	Р	_	Positive supply for logic and I/O pins.
NC	_	1,17,28, 40	12,13, 33,34		_	These pins are not internally connected. These pins should be left unconnected.

Legend: I = input

O = output
— = Not used

I/O = input/output TTL = TTL input P = power ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

- 2: This buffer is a Schmitt Trigger input when used in serial programming mode.
- 3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).
- 4: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

#### 3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-5.


#### 3.2 <u>Instruction Flow/Pipelining</u>

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





#### **EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW**



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

#### 4.0 MEMORY ORGANIZATION

Applicable Devices 70|71|71A|72|73|73A|74|74A

#### 4.1 **Program Memory Organization**

The PIC16C7X family has a 13-bit program counter capable of addressing an 8K  $\times$  14 program memory space.

For the PIC16C70, only the first  $512 \times 14$  (0000h-01FFh) is physically implemented. For the PIC16C71/71A only the first  $1K \times 14$  (0000h-03FFh) is implemented. For the PIC16C72, only the first  $2K \times 14$  (0000h-07FF) is implemented. For the PIC16C73, PIC16C73A, PIC16C74, and PIC16C74A, only the first  $4K \times 14$  (0000h-0FFFh) is physically implemented. Accessing a location above the physically implemented address will cause a wraparound. The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 4-1: PIC16C70 PROGRAM MEMORY MAP AND STACK




FIGURE 4-2: PIC16C71/71A PROGRAM MEMORY MAP AND STACK




FIGURE 4-3: PIC16C72 PROGRAM MEMORY MAP AND STACK





FIGURE 4-4: PIC16C73/73A/74/74A
PROGRAM MEMORY MAP
AND STACK



#### 4.2 <u>Data Memory Organization</u>

Applicable Devices 70|71|71A|72|73|73A|74|74A

The data memory is partitioned into two Banks which contain the General Purpose Registers and the Special Function Registers. Bit RP0 is the bank select bit.

RP0 (STATUS<5>) = 1  $\rightarrow$  Bank 1

RP0 (STATUS<5>) =  $0 \rightarrow Bank 0$ 

Each Bank extends up to 7Fh (128 bytes). The lower locations of each Bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers implemented as static RAM. Both Bank 0 and Bank 1 contain special function registers. Some "high use" special function registers from Bank 0 are mirrored in Bank 1 for code reduction and quicker access.

#### 4.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register FSR (Section 4.5).

FIGURE 4-5: PIC16C70/71 REGISTER FILE MAP




FIGURE 4-6: PIC16C71A REGISTER FILE MAP

File Addres	SS		File Address							
00h	INDF <sup>(1)</sup>	INDF <sup>(1)</sup>	80h							
01h	TMR0	OPTION	81h							
02h	PCL	PCL	82h							
03h	STATUS	STATUS	83h							
04h	FSR	FSR	84h							
05h	PORTA	TRISA	85h							
06h	PORTB	TRISB	86h							
07h		PCON	87h							
08h	ADCON0	ADCON1	88h							
09h	ADRES	ADRES	89h							
0Ah	PCLATH	PCLATH	8Ah							
0Bh	INTCON	INTCON	8Bh							
0Ch	General Purpose	General Purpose Register	8Ch							
	Register	Mapped in Bank 0 <sup>(2)</sup>								
4Fh			CFh							
50h	50h D0h									
			1							
7Fh			FFh							
	Bank 0	Bank 1								
	Unimplemented	data memory loca	tions, read							
	as '0'.									
Note 1:	' '	•	din Dorle 4							
2:		are unimplemented ese locations will a								
	corresponding B		400000 HIE							
	. 3	J								

FIGURE 4-7: PIC16C72 REGISTER FILE

	MAP		
File Address	S		File Address
00h	INDF <sup>(1)</sup>	INDF <sup>(1)</sup>	80h
01h	TMR0	OPTION	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h	PORTC	TRISC	87h
08h			88h
09h			89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch	PIR1	PIE1	8Ch
0Dh			8Dh
0Eh	TMR1L	PCON	8Eh
0Fh	TMR1H		8Fh
10h	T1CON		90h
11h	TMR2		91h
12h	T2CON	PR2	92h
13h	SSPBUF	SSPADD	93h
14h	SSPCON	SSPSTAT	94h
15h	CCPR1L		95h
16h	CCPR1H		96h
17h	CCP1CON		97h
18h			98h
19h			99h
1Ah			9Ah
1Bh			9Bh
1Ch			9Ch
1Dh			9Dh
1Eh	ADRES		9Eh
1Fh	ADCON0	ADCON1	9Fh
20h	General Purpose Register	General Purpose Register	A0h BFh
			C0h
			7
7Fh	Bank 0	Bank 1	FFh
	Unimplemented da	ta memory location	ns, read
	as '0'. Not a physical regis	ster.	

FIGURE 4-8: PIC16C73/73A/74/74A
REGISTER FILE MAP

File Address  O0h INDF <sup>(1)</sup> INDF <sup>(1)</sup> 80h  O1h TMRO OPTION 81h  O2h PCL PCL 82h  O3h STATUS STATUS 83h  O4h FSR FSR 84h  O5h PORTA TRISA 85h  O6h PORTB TRISB 86h  O7h PORTC TRISC 87h  O8h PORTC <sup>(2)</sup> TRISD <sup>(2)</sup> 88h  O9h PORTE <sup>(2)</sup> TRISE <sup>(2)</sup> 89h  OAh PCLATH PCLATH 8Ah  OBh INTCON INTCON 8Bh  OCh PIR1 PIE1 8Ch  ODh PIR2 PIE2 8Dh  OEh TMR1L PCON 8Eh  OFH TMR1H 8Fh  10h T1CON 90h  11h TMR2 91h  12h T2CON PR2 92h  13h SSPBUF SSPADD 93h  14h SSPCON SSPSTAT 94h  15h CCPR1L 96h  16h CCPR1H 96h  17h CCP1CON 97h  18h RCSTA TXSTA 98h  19h TXREG SPBRG 99h  1Ah RCREG 9Ah  1Bh CCP2C 9Dh  1CP2CON 9Dh  1CP2CON 9Dh  1CP2CON 9Dh  1CP2CON 9Dh  1Ah RCREG 9Ah  1Bh CCP2CON 9Dh  1CP2CON 9Dh  1CP	REGISTER FILE MAP											
01h         TMR0         OPTION         81h           02h         PCL         PCL         82h           03h         STATUS         STATUS         83h           04h         FSR         FSR         84h           05h         PORTA         TRISA         85h           06h         PORTB         TRISB         86h           07h         PORTC         TRISC         87h           08h         PORTD(2)         TRISD(2)         88h           09h         PORTE(2)         TRISE(2)         89h           04h         PCLATH         84h         86h           07h         PORTE(2)         TRISE(2)         89h           04h         PCLATH         84h         84h           05h         PORTE(2)         TRISE(2)         89h           04h         PCLATH         84h         84h           05h         PORTE(2)         TRISC         87h           04h         PCLATH         84h         88h           05h         PORTE(2)         PIE2         80h           06h         TMR1L         PCON         8Eh           07h         TMR2         92h		ss										
01h         TMR0         OPTION         81h           02h         PCL         PCL         82h           03h         STATUS         STATUS         83h           04h         FSR         FSR         84h           05h         PORTA         TRISA         85h           06h         PORTB         TRISB         86h           07h         PORTC         TRISC         87h           08h         PORTD(2)         TRISD(2)         88h           09h         PORTE(2)         TRISE(2)         89h           04h         PCLATH         84h         86h           07h         PORTE(2)         TRISE(2)         89h           04h         PCLATH         84h         84h           05h         PORTE(2)         TRISE(2)         89h           04h         PCLATH         84h         84h           05h         PORTE(2)         TRISC         87h           04h         PCLATH         84h         88h           05h         PORTE(2)         PIE2         80h           06h         TMR1L         PCON         8Eh           07h         TMR2         92h	00h	INDF <sup>(1)</sup>	INDF <sup>(1)</sup>	80h								
02h         PCL         PCL         82h           03h         STATUS         STATUS         83h           04h         FSR         FSR         84h           05h         PORTA         TRISA         85h           06h         PORTB         TRISB         86h           07h         PORTC         TRISC         87h           08h         PORTD(2)         TRISD(2)         88h           09h         PORTE(2)         TRISE(2)         89h           04h         PCLATH         PCLATH         84h           08h         PORTE(2)         TRISE(2)         89h           04h         PCLATH         PCLATH         84h           08h         INTCON         INTCON         88h           06h         PORTE(2)         TRISE(2)         89h           06h         PCLATH         PCLATH         84h           06h         PORTE(2)         TRISE(2)         89h           06h         PORTE(2)         PIE2         80h           06h         PIR1         PIE1         8Ch           06h         TMR1L         PCON         92h           16h         TSPBUF         SSPADD         <	+											
03h         STATUS         STATUS         83h           04h         FSR         FSR         84h           05h         PORTA         TRISA         85h           06h         PORTB         TRISB         86h           07h         PORTC         TRISC         87h           08h         PORTD(2)         TRISD(2)         88h           09h         PORTE(2)         TRISE(2)         89h           0Ah         PCLATH         PCLATH         8Ah           0Bh         INTCON         INTCON         8Bh           0Ch         PIR1         PIE1         8Ch           0Dh         PIR2         PIE2         8Dh           0Eh         TMR1L         PCON         8Eh           0Fh         TMR1H         8Fh           10h         T1CON         90h           11h         TMR2         91h           12h         T2CON         PR2         92h           13h         SSPBUF         SSPADD         93h           14h         SSPCON         SSPSTAT         94h           15h         CCPR1H         96h           17h         CCP1CON         97h      <	+			82h								
04h         FSR         FSR         84h           05h         PORTA         TRISA         85h           06h         PORTB         TRISB         86h           07h         PORTC         TRISC         87h           08h         PORTD(2)         TRISD(2)         88h           09h         PORTE(2)         TRISE(2)         89h           0Ah         PCLATH         PCLATH         8Ah           0Bh         INTCON         INTCON         8Bh           0Ch         PIR1         PIE1         8Ch           0Dh         PIR2         PIE2         8Dh           0Eh         TMR1L         PCON         8Eh           0Fh         TMR1H         8Fh           10h         T1CON         90h           11h         TMR2         91h           12h         T2CON         PR2         92h           13h         SSPBUF         SSPADD         93h           14h         SSPCON         SSPSTAT         94h           15h         CCPR1H         96h           17h         CCP1CON         97h           18h         RCSTA         TXSTA         98h <tr< td=""><td></td><td></td><td></td><td></td></tr<>												
05h         PORTA         TRISA         85h           06h         PORTB         TRISB         86h           07h         PORTC         TRISC         87h           08h         PORTD(2)         TRISD(2)         88h           09h         PORTE(2)         TRISE(2)         89h           04h         PCLATH         PCLATH         84h           08h         INTCON         INTCON         88h           06h         PIR1         PIE1         8Ch           07h         PIR2         PIE2         80h           08h         INTCON         INTCON         88h           06h         PIR1         PIE1         8Ch           07h         PIR2         PIE2         80h           08h         INTCON         88h         86h           07h         TMR1L         PCON         88h           08h         TMR1H         90h         91h           12h         T2CON         PR2         92h           13h         SSPBUF         SSPADD         93h           14h         SSPCON         SSPSTAT         94h           15h         CCPR1H         96h           17h	-											
06h         PORTB         TRISB         86h           07h         PORTC         TRISC         87h           08h         PORTD(2)         TRISD(2)         88h           09h         PORTE(2)         TRISE(2)         89h           0Ah         PCLATH         PCLATH         84h           0Bh         INTCON         INTCON         8Bh           0Ch         PIR1         PIE1         8Ch           0Dh         PIR2         PIE2         8Dh           0Eh         TMR1L         PCON         8Eh           0Fh         TMR1H         8Fh           10h         T1CON         90h           11h         TMR2         91h           12h         T2CON         PR2         92h           13h         SSPBUF         SSPADD         93h           14h         SSPCON         SSPSTAT         94h           15h         CCPR1L         95h           16h         CCPR1H         96h           17h         CCP1CON         97h           18h         RCREG         9Ah           18h         CCPR2L         9Bh           10h         CCPR2H         9Ch<	-											
07h         PORTC         TRISC         87h           08h         PORTD(2)         TRISD(2)         88h           09h         PORTE(2)         TRISE(2)         89h           0Ah         PCLATH         PCLATH         8Ah           0Bh         INTCON         INTCON         8Bh           0Ch         PIR1         PIE1         8Ch           0Dh         PIR2         PIE2         8Dh           0Eh         TMR1L         PCON         8Eh           0Fh         TMR1H         8Fh           10h         T1CON         90h           11h         TMR2         91h           12h         T2CON         PR2         92h           13h         SSPBUF         SSPADD         93h           14h         SSPCON         SSPSTAT         94h           15h         CCPR1L         95h           16h         CCPR1H         96h           17h         CCP1CON         97h           18h         RCSTA         TXSTA         98h           19h         TXREG         SPBRG         99h           1Ah         RCP2         9Ch           1Ch         CCPR2H<												
08h         PORTD(2)         TRISD(2)         88h           09h         PORTE(2)         TRISE(2)         89h           0Ah         PCLATH         PCLATH         8Ah           0Bh         INTCON         INTCON         8Bh           0Ch         PIR1         PIE1         8Ch           0Dh         PIR2         PIE2         8Dh           0Eh         TMR1L         PCON         8Eh           0Fh         TMR1H         8Fh           10h         T1CON         90h           11h         TMR2         91h           12h         T2CON         PR2         92h           13h         SSPBUF         SSPADD         93h           14h         SSPCON         SSPSTAT         94h           15h         CCPR1L         95h           16h         CCPR1H         96h           17h         CCP1CON         97h           18h         RCSTA         TXSTA         98h           19h         TXREG         SPBRG         99h           1Ah         RCREG         9Ah         9Bh           1Ch         CCP2CON         9Dh         ADCON1         9Fh	+			_								
09h         PORTE(2)         TRISE(2)         89h           0Ah         PCLATH         PCLATH         8Ah           0Bh         INTCON         INTCON         8Bh           0Ch         PIR1         PIE1         8Ch           0Dh         PIR2         PIE2         8Dh           0Eh         TMR1L         PCON         8Eh           0Fh         TMR1H         8Fh           10h         T1CON         90h           11h         TMR2         91h           12h         T2CON         PR2         92h           13h         SSPBUF         SSPADD         93h           14h         SSPCON         SSPSTAT         94h           15h         CCPR1L         95h           16h         CCPR1H         96h           17h         CCP1CON         97h           18h         RCSTA         TXSTA         98h           19h         TXREG         SPBRG         99h           1Ah         RCREG         9Ah           1bh         CCP2CON         9Dh           1ch         ADRES         9Eh           1fh         ADCON1         AOh    Uni	+			_								
OAh PCLATH PCLATH 8Ah OBh INTCON INTCON 8Bh OCh PIR1 PIE1 8Ch ODh PIR2 PIE2 8Dh OFH TMR1L PCON 8EH OFH TMR1H 990h OFH TMR2 91h OFH TZCON PR2 92h OFH SSPBUF SSPADD 93h OFH SSPBUF SSPADD 93h OFH SSPCON SSPSTAT 94h OCPR1L 95h OCPR1L 95h OCPR1H 96h OCPR1H 96h OCPR2L 99h OFH TXREG SPBRG 99h OCPR2L 99h OCPR2CON 99h OCPR2CON 99h OCPR2CON 99h OCPR2CON 99h OCPR2CON 99h OCPR2CON 99h OCPRED 96h OCPR2CON 99h OCPRED 96h OCPRED 97h OCPRED	-			_								
OBh INTCON INTCON 8Bh OCh PIR1 PIE1 8Ch ODh PIR2 PIE2 8Dh OEh TMR1L PCON 8Eh OFh TMR1H 8Fh 10h T1CON 90h 11h TMR2 91h 12h T2CON PR2 92h 13h SSPBUF SSPADD 93h 14h SSPCON SSPSTAT 94h 15h CCPR1L 95h 16h CCPR1H 96h 17h CCP1CON 97h 18h RCSTA TXSTA 98h 19h TXREG SPBRG 99h 1Ah RCREG 9Ah 1Bh CCPR2L 9Bh 1Ch CCPR2H 9Ch 1Dh CCP2CON 9Dh 1Eh ADRES 9Eh 1Fh ADCONO ADCON1 9Fh ADCONO ADCON1 9Fh AOh  General General Purpose Register Register  TFh Bank 0 Bank 1	+											
OCh PIR1 PIE1 8Ch ODh PIR2 PIE2 8Dh OEh TMR1L PCON 8Eh OFh TMR1H 8Fh 10h T1CON 90h 11h TMR2 91h 12h T2CON PR2 92h 13h SSPBUF SSPADD 93h 14h SSPCON SSPSTAT 94h 15h CCPR1L 95h 16h CCPR1H 96h 17h CCP1CON 97h 18h RCSTA TXSTA 98h 19h TXREG SPBRG 99h 1Ah RCREG 9Ah 1Bh CCPR2L 9Bh 1Ch CCPR2H 9Ch 1Dh CCP2CON 9Dh 1Eh ADRES 9Eh 1Fh ADCONO ADCON1 9Fh 20h General Purpose Register  TFh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'. Note 1: Not a physical register.	+			_								
ODh PIR2 PIE2 8Dh OEh TMR1L PCON 8Eh OFh TMR1H 8Fh 10h T1CON 90h 11h TMR2 91h 12h T2CON PR2 92h 13h SSPBUF SSPADD 93h 14h SSPCON SSPSTAT 94h 15h CCPR1L 95h 16h CCPR1H 96h 17h CCP1CON 97h 18h RCSTA TXSTA 98h 19h TXREG SPBRG 99h 1Ah RCREG 9Ah 1Bh CCPR2L 9Bh 1Ch CCPR2H 9Ch 1Dh CCP2CON 9Dh 1Eh ADRES 9Eh 1Fh ADCONO ADCON1 9Fh 20h General Purpose Register Register  TFh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'. Note 1: Not a physical register.	-			_								
OEh TMR1L PCON 8Eh OFh TMR1H 8Fh 10h T1CON 90h 11h TMR2 91h 12h T2CON PR2 92h 13h SSPBUF SSPADD 93h 14h SSPCON SSPSTAT 94h 15h CCPR1L 95h 16h CCPR1H 96h 17h CCP1CON 97h 18h RCSTA TXSTA 98h 19h TXREG SPBRG 99h 1Ah RCREG 9Ah 1Bh CCPR2L 9Bh 1Ch CCPR2H 9Ch 1Dh CCP2CON 9Dh 1Eh ADRES 9Eh 1Fh ADCONO ADCON1 9Fh 20h General Purpose Register Register  TFh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'. Note 1: Not a physical register.	+											
OFh TMR1H 8Fh  10h T1CON 90h  11h TMR2 91h  12h T2CON PR2 92h  13h SSPBUF SSPADD 93h  14h SSPCON SSPSTAT 94h  15h CCPR1L 95h  16h CCPR1H 96h  17h CCP1CON 97h  18h RCSTA TXSTA 98h  19h TXREG SPBRG 99h  1Ah RCREG 9Ah  1Bh CCPR2L 9Bh  1Ch CCPR2H 9Ch  1Dh CCP2CON 9Dh  1Eh ADRES 9Eh  1Fh ADCONO ADCON1 9Fh  20h General Purpose Register  7Fh Bank 0 Bank 1	-											
10h T1CON 90h 11h TMR2 91h 12h T2CON PR2 92h 13h SSPBUF SSPADD 93h 14h SSPCON SSPSTAT 94h 15h CCPR1L 95h 16h CCPR1H 96h 17h CCP1CON 97h 18h RCSTA TXSTA 98h 19h TXREG SPBRG 99h 1Ah RCREG 9Ah 1Bh CCPR2L 98h 1Ch CCPR2H 9Ch 1Dh CCP2CON 9Dh 1Eh ADRES 9Eh 1Fh ADCONO ADCON1 9Fh 20h General Purpose Register  7Fh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'. Note 1: Not a physical register.	-		1 0011									
11h TMR2 92h 92h 12h T2CON PR2 92h 92h 13h SSPBUF SSPADD 93h 14h SSPCON SSPSTAT 94h 15h CCPR1L 95h 16h CCPR1H 96h 17h CCP1CON 97h 18h RCSTA TXSTA 98h 19h TXREG SPBRG 99h 1Ah RCREG 9Ah 1Bh CCPR2L 98h 1Ch CCPR2H 9Ch 1Dh CCP2CON 9Dh 1Eh ADRES 9Eh 1Fh ADCONO ADCON1 9Fh 20h General Purpose Register Register FFh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'.  Note 1: Not a physical register.	-											
12h T2CON PR2 92h 13h SSPBUF SSPADD 93h 14h SSPCON SSPSTAT 94h 15h CCPR1L 95h 16h CCPR1H 96h 17h CCP1CON 97h 18h RCSTA TXSTA 98h 19h TXREG SPBRG 99h 1Ah RCREG 9Ah 1Bh CCPR2L 9Bh 1Ch CCPR2H 9Ch 1Dh CCP2CON 9Dh 1Eh ADRES 9Eh 1Fh ADCONO ADCON1 9Fh 20h General Purpose Register Register  7Fh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'. Note 1: Not a physical register.	-											
13h SSPBUF SSPADD 93h 14h SSPCON SSPSTAT 94h 94h 15h CCPR1L 95h 16h CCPR1H 96h 17h CCP1CON 97h 18h RCSTA TXSTA 98h 19h TXREG SPBRG 99h 1Ah RCREG 9Ah 1Bh CCPR2L 9Bh 1Ch CCPR2H 9Ch 1Dh CCP2CON 9Dh 1Eh ADRES 9Eh 1Fh ADCONO ADCON1 9Fh 20h A0h Pripose Register Register Register FFh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'.  Note 1: Not a physical register.			DD2									
14h SSPCON SSPSTAT 94h 15h CCPR1L 95h 16h CCPR1H 96h 17h CCP1CON 97h 18h RCSTA TXSTA 98h 19h TXREG SPBRG 99h 1Ah RCREG 9Ah 1Bh CCPR2L 9Bh 1Ch CCPR2H 9Ch 1Dh CCP2CON 9Dh 1Eh ADRES 9Eh 1Fh ADCONO ADCON1 9Fh 20h General Purpose Register Register  7Fh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'. Note 1: Not a physical register.				_								
15h CCPR1L 95h 16h CCPR1H 96h 17h CCP1CON 97h 18h RCSTA TXSTA 98h 19h TXREG SPBRG 99h 1Ah RCREG 9Ah 1Bh CCPR2L 9Bh 1Ch CCPR2H 9Ch 1Dh CCP2CON 9Dh 1Eh ADRES 9Eh 1Fh ADCONO ADCON1 9Fh 20h General Purpose Register Register  7Fh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'. Note 1: Not a physical register.												
16h CCPR1H 96h 17h CCP1CON 97h 18h RCSTA TXSTA 98h 19h TXREG SPBRG 99h 1Ah RCREG 9Ah 1Bh CCPR2L 9Bh 1Ch CCPR2H 9Ch 1Dh CCP2CON 9Dh 1Eh ADRES 9Eh 1Fh ADCONO ADCON1 9Fh 20h General General Purpose Register Register  7Fh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'. Note 1: Not a physical register.	ļ		SSPSTAT	_								
17h CCP1CON 97h 18h RCSTA TXSTA 98h 19h TXREG SPBRG 99h 1Ah RCREG 9Ah 1Bh CCPR2L 9Bh 1Ch CCPR2H 9Ch 1Dh CCP2CON 9Dh 1Eh ADRES 9Eh 1Fh ADCONO ADCON1 9Fh 20h General Purpose Register Register  7Fh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'. Note 1: Not a physical register.	+											
18h RCSTA TXSTA 98h 19h TXREG SPBRG 99h 1Ah RCREG 9Ah 1Bh CCPR2L 9Bh 1Ch CCPR2H 9Ch 1Dh CCP2CON 9Dh 1Eh ADRES 9Eh 1Fh ADCONO ADCON1 9Fh 20h General Purpose Register Register  7Fh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'. Note 1: Not a physical register.												
19h TXREG SPBRG 99h 1Ah RCREG 9Ah 1Bh CCPR2L 9Bh 1Ch CCPR2H 9Ch 1Dh CCP2CON 9Dh 1Eh ADRES 9Eh 1Fh ADCONO ADCON1 9Fh 20h General Purpose Register Purpose Register Register  7Fh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'. Note 1: Not a physical register.			TVOTA									
1Ah RCREG 9Ah 1Bh CCPR2L 9Bh 1Ch CCPR2H 9Ch 1Dh CCP2CON 9Dh 1Eh ADRES 9Eh 1Fh ADCONO ADCON1 9Fh 20h General General Purpose Register Register  7Fh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'. Note 1: Not a physical register.	1			_								
1Bh CCPR2L 9Bh 1Ch CCPR2H 9Ch 1Dh CCP2CON 9Dh 1Eh ADRES 9Eh 1Fh ADCONO ADCON1 9Fh 20h General General Purpose Register Register  7Fh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'.  Note 1: Not a physical register.	+		SPBRG	_								
1Ch 1Dh CCP2CON 1Eh ADRES 9Eh 1Fh 20h General Purpose Register  TFh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'.  Note 1: Not a physical register.												
1Dh CCP2CON 9Dh 1Eh ADRES 9Fh 20h ADCON0 ADCON1 9Fh 20h General General Purpose Register Purpose Register Register  7Fh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'.  Note 1: Not a physical register.				_								
1Eh ADRES 9Eh 9Fh ADCON0 ADCON1 9Fh A0h 20h General Purpose Register Purpose Register FFh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'.  Note 1: Not a physical register.				_								
1Fh 20h ADCON0 ADCON1 9Fh A0h  General General Purpose Register Register  7Fh Bank 0 Bank 1  Unimplemented data memory locations, read as '0'.  Note 1: Not a physical register.	-											
20h  General General Purpose Register  7Fh  Bank 0 Bank 1  Unimplemented data memory locations, read as '0'.  Note 1: Not a physical register.	+			_								
General Purpose Purpose Register  7Fh  Bank 0  Bank 1  Unimplemented data memory locations, read as '0'.  Note 1: Not a physical register.		ADCON0	ADCON1									
Purpose Register  Purpose Register  7Fh  Bank 0 Bank 1  Unimplemented data memory locations, read as '0'.  Note 1: Not a physical register.	20h			A0h								
Bank 0 Bank 1  Unimplemented data memory locations, read as '0'.  Note 1: Not a physical register.		Purpose	Purpose									
Unimplemented data memory locations, read as '0'.  Note 1: Not a physical register.	7Fh			FFh								
as '0'. Note 1: Not a physical register.		Bank 0 Bank 1										
<ol> <li>These registers are not physically implemented on the PIC16C73/73A, read as '0'.</li> </ol>	Note 1: N 2: 1											

#### 4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. The special function registers can be classified into two sets (core and peripheral). Those registers associated with the "core" functions are described in this section, and those related to the operation of the peripheral features are described in the section of that peripheral feature.

TABLE 4-1: PIC16C70/71/71A SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets (1)
Bank 0											
00h <sup>(3)</sup>	INDF	Addressing	this location	register)	0000 0000	0000 0000					
01h	TMR0	Timer0 mod	ule's register	r						xxxx xxxx	uuuu uuuu
02h <sup>(3)</sup>	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	0000 0000
03h <sup>(3)</sup>	STATUS	IRP <sup>(5)</sup>	RP1 <sup>(5)</sup>	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h <sup>(3)</sup>	FSR	Indirect data	a memory ad	dress pointe	r					xxxx xxxx	uuuu uuuu
05h	PORTA	_	_	_	PORTA Dat	a Latch whe	n written: PO	RTA pins wh	en read	x xxxx	u uuuu
06h	PORTB	PORTB Dat	a Latch whe	n written: PC	RTB pins w	nen read				xxxx xxxx	uuuu uuuu
07h	_	Unimpleme	nted							_	_
08h	ADCON0	ADCS1	ADCS0	(6)	CHS1	CHS0	GO/DONE	ADIF	ADON	00-0 0000	00-0 0000
09h <sup>(3)</sup>	ADRES	A/D Result	Register							xxxx xxxx	uuuu uuuu
0Ah <sup>(2,3)</sup>	PCLATH	_	_	_	Write Buffer	for the uppe	er 5 bits of the	e Program C	ounter	0 0000	0 0000
0Bh <sup>(3)</sup>	INTCON	GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
Bank 1											
80h <sup>(3)</sup>	INDF	Addressing	this location	uses conten	ts of FSR to	address data	a memory (no	ot a physical	register)	0000 0000	0000 0000
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h <sup>(3)</sup>	PCL	Program Co	ounter's (PC)	Least Sign	ificant Byte					0000 0000	0000 0000
83h <sup>(3)</sup>	STATUS	IRP <sup>(5)</sup>	RP1 <sup>(5)</sup>	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h <sup>(3)</sup>	FSR	Indirect data	a memory ad	dress pointe	r		•			xxxx xxxx	uuuu uuuu
85h	TRISA	_	_	_	PORTA Dat	a Direction F	Register			1 1111	1 1111
86h	TRISB	PORTB Dat	a Direction C	Control Regis	ster					1111 1111	1111 1111
87h <sup>(4)</sup>	PCON	_	_	_	_	_	_	POR	BOR	qq	uu
88h	ADCON1	_	_	_	_	_	_	PCFG1	PCFG0	00	00
89h <sup>(3)</sup>	ADRES	A/D Result	Register							xxxx xxxx	uuuu uuuu
8Ah(2,3)	PCLATH	_	_	_	Write Buffer	for the uppe	er 5 bits of the	e Program C	ounter	0 0000	0 0000
8Bh <sup>(3)</sup>	INTCON	GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

- Note 1: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
  - 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
  - 3: These registers can be addressed from either bank.
  - 4: The PCON register is not physically implemented in the PIC16C71, read as '0'.
  - 5: The IRP and RP1 bits are reserved on the PIC16C7X, always maintain these bits clear.
  - 6: Bit5 of ADCON0 is a General Purpose R/W bit for the PIC16C71 only. For the PIC16C70/71A, this bit is unimplemented, read as '0'.

TABLE 4-2: PIC16C72 SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets (3)
Bank 0											
00h <sup>(1)</sup>	INDF	Addressing	this location	register)	0000 0000	0000 0000					
01h	TMR0	Timer0 mod	lule's registe	r						xxxx xxxx	uuuu uuuu
02h <sup>(1)</sup>	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	0000 0000
03h <sup>(1)</sup>	STATUS	IRP <sup>(4)</sup>	RP1 <sup>(4)</sup>	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h <sup>(1)</sup>	FSR	Indirect data	a memory ad	dress pointe	r	•				xxxx xxxx	uuuu uuuu
05h	PORTA	_	_	PORTA Dat	a Latch whe	n written: PO	RTA pins wh	en read		xx xxxx	uu uuuu
06h	PORTB	PORTB Da	ta Latch whe	n written: PC	ORTB pins wi	nen read				xxxx xxxx	uuuu uuuu
07h	PORTC	PORTC Da	ta Latch whe	n written: PC	ORTC pins w	hen read				xxxx xxxx	uuuu uuuu
08h	_	Unimpleme	nted							_	_
09h	_	Unimpleme	nted							_	_
0Ah <sup>(1,2)</sup>	PCLATH	_	_	_	Write Buffer	for the uppe	er 5 bits of the	e Program C	ounter	0 0000	0 0000
0Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
0Dh	_	Unimpleme	nted							_	_
0Eh	TMR1L	Holding reg	ister for the L	east Signific	ant Byte of t	he 16-bit TM	R1 register			xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding reg	ister for the N	Most Signification	ant Byte of th	ne 16-bit TMF	R1 register			xxxx xxxx	uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 mod	lule's registe	r	•					0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronou	ıs Serial Port	Receive Bu	ffer/Transmit	Register				xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/Co	mpare/PWM	Register (LS	SB)					xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare/PWM	Register (M	SB)					xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	_	Unimpleme	nted							_	_
19h	_	Unimpleme	nted							_	_
1Ah	_	Unimpleme	nted							_	_
1Bh	_	Unimplemented								_	_
1Ch	_	Unimpleme	Unimplemented								_
1Dh	_	Unimpleme	nted							_	_
1Eh	ADRES	A/D Result	Register							xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

<sup>2:</sup> The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

<sup>3:</sup> Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

<sup>4:</sup> The IRP and RP1 bits are reserved on the PIC16C7X, always maintain these bits clear.

TABLE 4-2: PIC16C72 SPECIAL FUNCTION REGISTER SUMMARY (Cont.'d)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets (3)
Bank 1					1	1		<u> </u>			
80h <sup>(1)</sup>	INDF	Addressing	this location	uses conten	ts of FSR to	address data	a memory (n	ot a physical	register)	0000 0000	0000 0000
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h <sup>(1)</sup>	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	0000 0000
83h <sup>(1)</sup>	STATUS	IRP <sup>(4)</sup>	RP1 <sup>(4)</sup>	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h <sup>(1)</sup>	FSR	Indirect data	a memory ad	dress pointe	r					xxxx xxxx	uuuu uuuu
85h	TRISA	_	_	PORTA Dat	a Direction F	Register				11 1111	11 1111
86h	TRISB	PORTB Da	ta Direction F	Register						1111 1111	1111 1111
87h	TRISC	PORTC Da	ta Direction F	Register						1111 1111	1111 1111
88h	_	Unimpleme	nted							_	_
89h	_	Unimpleme	nted							_	_
8Ah <sup>(1,2)</sup>	PCLATH	_	_	_	Write Buffer	for the uppe	er 5 bits of the	e PC		0 0000	0 0000
8Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	_	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
8Dh	_	Unimpleme	nted							_	_
8Eh	PCON	_	_	_	_	_	_	POR	BOR	qq	uu
8Fh	_	Unimpleme	nted							_	_
90h	_	Unimpleme	nted							_	_
91h	_	Unimpleme	nted							_	_
92h	PR2	Timer2 Peri	iod Register							1111 1111	1111 1111
93h	SSPADD	Synchronou	us Serial Port	(I <sup>2</sup> C mode)	Address Re	gister				0000 0000	0000 0000
94h	SSPSTAT	_	_	D/Ā	Р	S	R/W	UA	BF	00 0000	00 0000
95h	_	Unimpleme	nted							_	_
96h	_	Unimpleme	nted							_	_
97h	_	Unimpleme	nted							_	_
98h	_	Unimpleme	nted							_	_
99h	_	Unimpleme	nted							_	_
9Ah	_	Unimpleme	nted							_	_
9Bh	_	Unimpleme	nted							_	_
9Ch	_	Unimpleme	nted							_	_
9Dh	_	Unimpleme	nted							_	_
9Eh	_	Unimpleme	nted							_	_
9Fh	ADCON1	_	_	_			PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

- Note 1: These registers can be addressed from either bank.
  - 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
  - 3: Other (non power-up) resets include external reset through  $\overline{\text{MCLR}}$  and Watchdog Timer Reset.
  - 4: The IRP and RP1 bits are reserved on the PIC16C7X, always maintain these bits clear.

TABLE 4-3: PIC16C73/73A/74/A SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets (2)
Bank 0											
00h <sup>(4)</sup>	INDF	Addressing	this location	uses conten	ts of FSR to a	ddress data r	nemory (not	a physical re	egister)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	dule's registe	r						xxxx xxxx	uuuu uuuu
02h <sup>(4)</sup>	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	0000 0000
03h <sup>(4)</sup>	STATUS	IRP <sup>(7)</sup>	RP1 <sup>(7)</sup>	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h <sup>(4)</sup>	FSR	Indirect data	a memory ad	dress pointe	r	•		•	•	xxxx xxxx	uuuu uuuu
05h	PORTA	_	_	PORTA Dat	a Latch when	written: POR	TA pins wher	n read		xx xxxx	uu uuuu
06h	PORTB	PORTB Da	ta Latch whe	n written: PC	ORTB pins whe	n read				xxxx xxxx	uuuu uuuu
07h	PORTC	PORTC Da	ta Latch whe	n written: PC	ORTC pins whe	en read				xxxx xxxx	uuuu uuuu
08h <sup>(5)</sup>	PORTD	PORTD Da	ta Latch whe	n written: PC	ORTD pins whe	en read				xxxx xxxx	uuuu uuuu
09h <sup>(5)</sup>	PORTE	_	_	_	_	_	RE2	RE1	RE0	xxx	uuu
0Ah <sup>(1,4)</sup>	PCLATH	_	_	-	Write Buffer fo	or the upper	5 bits of the I	Program Cou	unter	0 0000	0 0000
0Bh <sup>(4)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(3)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	_	_	_	-	_	_	_	CCP2IF	0	0
0Eh	TMR1L	Holding reg	ister for the L	east Signific	cant Byte of the	16-bit TMR	1 register		•	xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding reg	ister for the N	Nost Signific	ant Byte of the	16-bit TMR1	register			xxxx xxxx	uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 mod	dule's registe	r		•			•	0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronou	ıs Serial Port	Receive Bu	ffer/Transmit R	Register		•		xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/Co	mpare/PWM	Register1 (L	_SB)					xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare/PWM	Register1 (N	MSB)					xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tra	nsmit Data R	egister	•			•	•	0000 0000	0000 0000
1Ah	RCREG	USART Red	ceive Data R	egister						0000 0000	0000 0000
1Bh	CCPR2L	Capture/Co	mpare/PWM	Register2 (L	_SB)					xxxx xxxx	uuuu uuuu
1Ch	CCPR2H	Capture/Co	mpare/PWM	Register2 (N	MSB)					xxxx xxxx	uuuu uuuu
1Dh	CCP2CON	_	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
1Eh	ADRES	A/D Result	Register	-	•	•			•	xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, q = value depends on condition, -= unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

- 2: Other (non power-up) resets include external reset through  $\overline{\text{MCLR}}$  and Watchdog Timer Reset.
- 3: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.
- 4: These registers can be addressed from either bank.
- 5: PORTD and PORTE are not physically implemented on the PIC16C73/73A, read as '0'.
- 6: Brown-out Reset is not implemented on the PIC16C73 or the PIC16C74, read as '0'.
- 7: The IRP and RP1 bits are reserved on the PIC16C7X, always maintain these bits clear.

TABLE 4-3: PIC16C73/73A/74/74A SPECIAL FUNCTION REGISTER SUMMARY (Cont.'d)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets (2)
Bank 1		1			1	1					
80h <sup>(4)</sup>	INDF	Addressing	this location	uses conten	its of FSR to ac	ddress data r	memory (not	a physical re	egister)	0000 0000	0000 0000
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h <sup>(4)</sup>	PCL	Program Co	ounter's (PC)	Least Signif	ficant Byte					0000 0000	0000 0000
83h <sup>(4)</sup>	STATUS	IRP <sup>(7)</sup>	RP1 <sup>(7)</sup>	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h <sup>(4)</sup>	FSR	Indirect data	a memory ad	dress pointe	er					xxxx xxxx	uuuu uuuu
85h	TRISA	_	_	PORTA Dat	ta Direction Re	gister				11 1111	11 1111
86h	TRISB	PORTB Dat	ta Direction F	Register						1111 1111	1111 1111
87h	TRISC	PORTC Da	ta Direction F	Register						1111 1111	1111 1111
88h <sup>(5)</sup>	TRISD	PORTD Da	ta Direction F	Register						1111 1111	1111 1111
89h <sup>(5)</sup>	TRISE	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	0000 -111	0000 -111
8Ah <sup>(1,4)</sup>	PCLATH	_	_	_	Write Buffer fo	or the upper	5 bits of the I	Program Cou	ınter	0 0000	0 0000
8Bh <sup>(4)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	PSPIE <sup>(3)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	_	_	_	_	_	_	_	CCP2IE	0	0
8Eh	PCON	_	_	_	_	_	_	POR	BOR(6)	qq	uu
8Fh	_	Unimpleme	nted							_	_
90h	_	Unimpleme	nted							_	_
91h	_	Unimpleme	nted							_	_
92h	PR2	Timer2 Peri	od Register							1111 1111	1111 1111
93h	SSPADD	Synchronou	us Serial Port	(I <sup>2</sup> C mode)	Address Regis	ter				0000 0000	0000 0000
94h	SSPSTAT	_	_	D/Ā	Р	S	R/W	UA	BF	00 0000	00 0000
95h	_	Unimpleme	nted							_	_
96h	_	Unimpleme	nted							_	_
97h	_	Unimpleme	nted							_	_
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generator Re	egister	•		•		•	0000 0000	0000 0000
9Ah	_	Unimpleme	nted							_	_
9Bh	_	Unimpleme	nted							_	_
9Ch	_	Unimpleme	nted							_	_
9Dh	_	Unimpleme	nted							_	_
9Eh	_	Unimpleme	nted							_	_
9Fh	ADCON1	_	_	_	_	_	PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

- 2: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
- 3: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.
- 4: These registers can be addressed from either bank.
- 5: PORTD and PORTE are not physically implemented on the PIC16C73/73A, read as '0'.
- 6: Brown-out Reset is not implemented on the PIC16C73 or the PIC16C74, read as '0'.
- 7: The IRP and RP1 bits are reserved on the PIC16C7X, always maintain these bits clear.

#### 4.2.2.1 STATUS REGISTER

Applicable Devices | 70|71|71A|72|73|73A|74|74A

The STATUS register, shown in Figure 4-9, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

- Note 1: Bits IRP and RP1 (STATUS<7:6>) are not used by the PIC16C7X and should be maintained clear. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
- Note 2: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

#### FIGURE 4-9: STATUS REGISTER (ADDRESS 03h, 83h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit7							bit0

R = Readable bit
W = Writable bit
U = Unimplemented bit,

read as '0'
- n = Value at POR reset

bit 7: IRP: Register Bank Select bit (used for indirect addressing)

1 = Bank 2, 3 (100h - 1FFh)

0 = Bank 0, 1 (00h - FFh)

The IRP bit is reserved on the PIC16C7X, always maintain this bit clear.

bit 6-5: RP1:RP0: Register Bank Select bits (used for direct addressing)

11 = Bank 3 (180h - 1FFh)

10 = Bank 2 (100h - 17Fh)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C7X, always maintain this bit clear.

bit 4: **TO**: Time-out bit

1 = After power-up, CLRWDT instruction, or SLEEP instruction

0 = A WDT time-out occurred

bit 3: **PD**: Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2: Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1: DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

bit 0: C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

1 = A carry-out from the most significant bit of the result occurred

0 = No carry-out from the most significant bit of the result occurred

Note: For borrow the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

#### 4.2.2.2 OPTION REGISTER

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the External INT Interrupt, TMR0, and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer by setting bit PSA (OPTION<3>).

#### FIGURE 4-10: OPTION REGISTER (ADDRESS 81h)

R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 **RBPU** INTEDG T0CS T0SE **PSA** PS2 PS1 PS0 bit7 bit0

W = Writable bit
U = Unimplemented bit,
read as '0'
- n = Value at POR reset

= Readable bit

bit 7: RBPU: PORTB Pull-up Enable bit

1 = PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6: INTEDG: Interrupt Edge Select bit

1 = Interrupt on rising edge of RB0/INT pin

0 = Interrupt on falling edge of RB0/INT pin

bit 5: TOCS: TMR0 Clock Source Select bit

1 = Transition on RA4/T0CKI pin

0 = Internal instruction cycle clock (CLKOUT)

bit 4: T0SE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on RA4/T0CKI pin

0 = Increment on low-to-high transition on RA4/T0CKI pin

bit 3: PSA: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0: PS2:PS0: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1 : 128	1:64
111	1 : 256	1:128

#### 4.2.2.3 INTCON REGISTER

Applicable Devices 70|71|71A|72|73|73A|74|74A

The INTCON Register is a readable and writable register which contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/Int Pin interrupts.

**Note:** Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

#### FIGURE 4-11: INTCON REGISTER FOR PIC16C70/71/71A (ADDRESS 0Bh, 8Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x	
GIE t7	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF bit0	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
oit 7:	<b>GIE</b> : Glob 1 = Enabl 0 = Disab	es all un-r	nasked in					
oit 6:	<b>ADIE</b> : A/D 1 = Enabl 0 = Disab	es A/D inte	errupt	t Enable b	it			
bit 5:	<b>T0IE</b> : TMI 1 = Enabl 0 = Disab	es the TM	R0 interru	ıpt	bit			
oit 4:	INTE: RB 1 = Enabl 0 = Disab	es the RB	0/INT exte	ernal interi	upt			
bit 3:	RBIE: RB 1 = Enabl 0 = Disab	es the RB	port char	ige interru	pt			
bit 2:	<b>TOIF</b> : TMF 1 = TMRC 0 = TMRC	register h	as overflo	owed (mus	st be cleare	d in softwa	are)	
bit 1:	<b>INTF</b> : RB 1 = The R 0 = The R	B0/INT ex	ternal inte	errupt occi	urred (must	be cleare	d in softwa	re)
bit 0:		at least o	ne of the	RB7:RB4			nust be cle	ared in software)
Note 1:	tentionally	/ re-enable	ed by the		struction in			eleared, the GIE bit may be undervice Routine. Refer to

### FIGURE 4-12: INTCON REGISTER FOR PIC16C72/73/73A/74/74A (ADDRESS 0Bh, 8Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x		
GIE bit7	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF bit0	V = W J = U	Readable bit Writable bit Jnimplemented bit, read as '0' /alue at POR reset
bit 7:	1 = Enabl	oal Interrup es all un-r les all inte	nasked in					-11 = 1	value at FOR leset
bit 6:	1 = Enabl	ripheral Int es all un-r les all peri	nasked pe	ripheral ir	nterrupts				
bit 5:		R0 Overflo es the TM les the TM	R0 interru	pt	bit				
bit 4:		0/INT Exte es the RB les the RE	0/INT exte	ernal interr	upt				
bit 3:	1 = Enabl	Port Char es the RB les the RE	port char	ge interru	pt				
bit 2:	1 = TMRC	R0 Overflo ) register h ) register o	nas overflo	wed (mus	st be cleare	d in softwa	are)		
bit 1:			ternal inte	errupt occu	urred (must	be cleared	d in softwa	re)	
bit 0:	1 = When		ne of the	RB7:RB4	t pins change anged state		nust be cle	ared in s	software)
Note 1:	bit may be		onally re-	enabled by	the RETFI				s being cleared, the GIE errupt Service Routine.

4.2.2.4 PIE1 REGISTER

Applicable Devices 70|71|71A|72|73|73A|74|74A

This register contains the individual enable bits for the Peripheral interrupts.

**Note:** Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

#### FIGURE 4-13: PIE1 REGISTER PIC16C72 (ADDRESS 8Ch)

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	ADIE	_		SSPIE	CCP1IE	TMR2IE	TMR1IE
bit7							bit0

R = Readable bit W = Writable bit

U = Unimplemented bit, read as '0'n = Value at POR reset

bit 7: Unimplemented: Read as '0'

bit 6: **ADIE**: A/D Converter Interrupt Enable bit 1 = Enables the A/D converter interrupt 0 = Disables the A/D converter interrupt

bit 5-4: Unimplemented: Read as '0'

bit 3: SSPIE: Synchronous Serial Port Interrupt Enable bit

1 = Enables the SSP interrupt 0 = Disables the SSP interrupt

bit 2: CCP1IE: CCP1 Interrupt Enable bit

1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt

bit 1: TMR2IE: TMR2 to PR2 Match Interrupt Enable bit

1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt

TMR1IE: TMR1 Overflow Interrupt Enable bit

1 = Enables the TMR1 overflow interrupt

0 = Disables the TMR1 overflow interrupt

#### FIGURE 4-14: PIE1 REGISTER PIC16C73/73A/74/74A (ADDRESS 8Ch)

GURE 4	-14: PII	E1 REGIS	STER PI	C16C73/7	/3A/74/74	A (ADDR	ESS 8Ch)	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	R = Readable bit
oit7							bitO	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7:	1 = Enab	: Parallel S les the PS bles the PS	P read/wr	ite interru		Enable bit		
bit 6:	1 = Enab	O Converto les the A/I bles the A/	) converte	er interrupt				
bit 5:	1 = Enab	SART Recolles the US bles the US	SART rece	ive interru	pt			
bit 4:	1 = Enab	ART Tran les the US bles the US	ART trans	smit interru	ıpt			
bit 3:	1 = Enab	synchronou les the SS bles the SS	P interrup	t	ıpt Enable t	oit		
bit 2:	1 = Enab	CCP1 Intelles the CColes the CC	P1 interru	ıpt				
bit 1:	1 = Enab	TMR2 to l les the TM ples the TM	IR2 to PR	2 match in	•			
bit 0:	TMR1IE:	TMR1 Ov	erflow Inte	errupt Ena	ble bit			

Note 1: PIC16C73 and PIC16C73A devices do not have a Parallel Slave Port implemented, this bit location is reserved on these two devices, always maintain this bit clear.

1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt 4.2.2.5 PIR1 REGISTER

Applicable Devices 70 71 71A 72 73 73A 74 74A

This register contains the individual flag bits for the Peripheral interrupts.

Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

Note:

#### FIGURE 4-15: PIR1 REGISTER PIC16C72 (ADDRESS 0Ch)

		U-0	R/W-0	R/W-0	R/W-0	R/W-0
	ADIF	_	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit7						bit0

R = Readable bit W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR reset

bit 7: Unimplemented: Read as '0'

bit 6: ADIF: A/D Converter Interrupt Flag bit

1 = An A/D conversion completed

0 = The A/D conversion is not complete

bit 5-4: Unimplemented: Read as '0'

bit 3: SSPIF: Synchronous Serial Port Interrupt Flag bit

1 = The transmission/reception is complete

0 = Waiting to transmit/receive

bit 2: CCP1IF: CCP1 Interrupt Flag bit

Capture Mode

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

Compare Mode

1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

**PWM Mode** 

Unused in this mode

bit 1: TMR2IF: TMR2 to PR2 Match Interrupt Flag bit

1 = TMR2 to PR2 match occurred (must be cleared in software)

0 = No TMR2 to PR2 match occurred

bit 0: TMR1IF: TMR1 Overflow Interrupt Flag bit

1 = TMR1 register overflowed (must be cleared in software)

0 = TMR1 register did not overflow

## FIGURE 4-16: PIR1 REGISTER PIC16C73/73A/74/74A (ADDRESS 0Ch)

R/W-0 R/W-0 R-0 R-0 R/W-0 R/W-0 R/W-0 R/W-0 PSPIF<sup>(1)</sup> **ADIF RCIF TXIF SSPIF** CCP1IF TMR1IF = Readable bit TMR2IF W = Writable bit bit7 bit0 = Unimplemented bit, read as '0' n = Value at POR reset

bit 7: **PSPIF**<sup>(1)</sup>: Parallel Slave Port Read/Write Interrupt Flag bit

1 = A read or a write operation has taken place (must be cleared in software)

0 = No read or write has occurred

bit 6: ADIF: A/D Converter Interrupt Flag bit

1 = An A/D conversion completed

0 = The A/D conversion is not complete

bit 5: RCIF: USART Receive Interrupt Flag bit

1 = The USART receive buffer is full

0 = The USART receive buffer is empty

bit 4: TXIF: USART Transmit Interrupt Flag bit

1 = The USART transmit buffer is empty

0 = The USART transmit buffer is full

bit 3: SSPIF: Synchronous Serial Port Interrupt Flag bit

1 = The transmission/reception is complete

0 = Waiting to transmit/receive

bit 2: CCP1IF: CCP1 Interrupt Flag bit

Capture Mode

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

Compare Mode

1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

**PWM Mode** 

Unused in this mode

bit 1: TMR2IF: TMR2 to PR2 Match Interrupt Flag bit

1 = TMR2 to PR2 match occurred (must be cleared in software)

0 = No TMR2 to PR2 match occurred

bit 0: TMR1IF: TMR1 Overflow Interrupt Flag bit

1 = TMR1 register overflowed (must be cleared in software)

0 = TMR1 register did not overflow


Note 1: PIC16C73 and PIC16C73A devices do not have a Parallel Slave Port implemented, this bit location is reserved on these two devices, always maintain this bit clear.

### 4.2.2.6 PIE2 REGISTER

Applicable Devices 70 71 71A 72 73 73A 74 74A

This register contains the individual enable bit for the CCP2 peripheral interrupt.

## FIGURE 4-17: PIE2 REGISTER (ADDRESS 8Dh)



#### 4.2.2.7 PIR2 REGISTER

**Applicable Devices** 

70 71 71A 72 73 73A 74 74A

This register contains the CCP2 interrupt flag bit.

Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

Note:

## FIGURE 4-18: PIR2 REGISTER (ADDRESS 0Dh)



bit7

= Readable bit

W = Writable bit

= Unimplemented bit,

read as '0'

n = Value at POR reset

bit 7-1: Unimplemented: Read as '0' CCP2IF: CCP2 Interrupt Flag bit bit 0:

### Capture Mode

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

### Compare Mode

1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

## **PWM Mode**

Unused

### 4.2.2.8 PCON REGISTER

Applicable Devices
| 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A |

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR) to an external MCLR Reset or WDT Reset. It also contains a status bit to determine if a Brown-out Reset (BOR) occurred.

BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the Configuration word).

## FIGURE 4-19: PCON REGISTER (ADDRESS 8Eh)



R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR reset

bit 7-2: Unimplemented: Read as '0'

bit 1: **POR**: Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

Note:

bit 0: Brown-out Reset Status bit

1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)


Note 1: Brown-out Reset is not implemented on the PIC16C73/74.

## 4.3 PCL and PCLATH

Applicable Devices 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any reset, the PC is cleared. Figure 4-20 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0>  $\rightarrow$  PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3>  $\rightarrow$  PCH).

FIGURE 4-20: LOADING OF PC IN DIFFERENT SITUATIONS



## 4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note "Implementing a Table Read" (AN556).

## 4.3.2 STACK

The PIC16CXX family has an 8 level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- **Note 1:** There are no status bits to indicate stack overflow or stack underflow conditions.
- Note 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt address.

## 4.4 Program Memory Paging

Applicable Devices
70|71|71A|72|73|73A|74|74A

The PIC16C73/73A and the PIC16C74/74A have 4K of program memory, but the CALL and GOTO instructions only have a 11-bit address range. This 11-bit address range allows a branch within a 2K program memory page size. To allow CALL and GOTO instructions to address the entire 4K program memory address range, there must be another bit to specify the program memory page. This paging bit comes from the PCLATH<3> bit (Figure 4-20). When doing a CALL or GOTO instruction, the user must ensure that this page bit (PCLATH<3>) is programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is PUSHed onto the stack. Therefore, manipulation of the PCLATH<3> is not required for the return instructions (which POPs the address from the stack).

Note 1: The PIC16C70/71/71A/72 ignore both paging bits (PCLATH<4:3>, which are used to access program memory when more than one page is available. The use of PCLATH<4:3> as general purpose read/write bits for the PIC16C7X is not recommended since this may affect upward compatibility with future products.

The PIC16C73/73A/74/74A ignores paging bit (PCLATH<4>), which is used to access program memory pages 2 and 3 (1000h - 1FFFh). The use of PCLATH<4> as a general purpose read/write bit is not recommended since this may affect upward compatibility with future products.

Example 4-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the interrupt service routine (if interrupts are used).

## EXAMPLE 4-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

```
ORG 0x500
BSF PCLATH,3 ;Select page 1 (800h-FFFh)
CALL SUB1_P1 ;Call subroutine in
: ;page 1 (800h-FFFh)
:
:
ORG 0x900
SUB1 P1: ;called subroutine
: ;page 1 (800h-FFFh)
:
RETURN ;return to Call subroutine
;in page 0 (000h-7FFh)
```

## 4.5 <u>Indirect Addressing, INDF and FSR</u> <u>Registers</u>

 Applicable Devices

 70 71 71A 72 73 73A 74 74A

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself indirectly (FSR = '0') will read 00h. Writing to the INDF register indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-21. However, IRP is not used in the PIC16C7X.

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 4-2.


### **EXAMPLE 4-2: INDIRECT ADDRESSING**

movlw 0x20 ;initialize pointer
movwf FSR ;to RAM

NEXT clrf INDF ;clear INDF register
incf FSR,F ;inc pointer
btfss FSR,4 ;all done?
goto NEXT ;no clear next

CONTINUE
: ;yes continue

### FIGURE 4-21: DIRECT/INDIRECT ADDRESSING



## **5.0 I/O PORTS**

Applicable Devices
70|71|71A|72|73|73A|74|74A

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

## 5.1 PORTA and TRISA Registers

Applicable Devices 70 | 71 | 71 A | 72 | 73 | 73 A | 74 | 74 A

PORTA is a 5-bit latch for PIC16C70/71/71A.

PORTA is a 6-bit latch for PIC16C72/73/73A/74/74A.

The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers) which can configure these pins as output or input.

Setting a TRISA register bit puts the corresponding output driver in a hi-impedance mode. Clearing a bit in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations.

Therefore a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin.

Other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).


**Note:** On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

### **EXAMPLE 5-1: INITIALIZING PORTA**

CLRF ; Initialize PORTA by ; setting output ; data latches BSF STATUS, RPO ; Select Bank 1 MOVLW 0xCF ; Value used to ; initialize data ; direction MOVWF TRISA ; Set RA<3:0> as inputs ; RA<5:4> as outputs ; TRISA<7:6> are always ; read as '0'.

## FIGURE 5-1: BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS



© 1995 Microchip Technology Inc.

FIGURE 5-2: BLOCK DIAGRAM OF RA4/T0CKI PIN




TABLE 5-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input
RA1/AN1	bit1	TTL	Input/output or analog input
RA2/AN2	bit2	TTL	Input/output or analog input
RA3/AN3/VREF	bit3	TTL	Input/output or analog input/VREF
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0 Output is open drain type
RA5/AN4/SS (1)	bit5	TTL	Input/output, slave select input for synchronous serial port, or analog input

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: The PIC16C70/71/71A does not have PORTA<5> or TRISA<5>, read as '0'.

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets
05h	PORTA	_		RA5 <sup>(1)</sup>	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
85h	TRISA	_	_	TRISA5 <sup>(1)</sup>	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
9Fh	ADCON1	_		-	_		PCFG2 <sup>(2)</sup>	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note 1: PORTA<5> and TRISA<5> are not implemented on the PIC16C70/71/71A.

2: Bit PCFG2 is not implemented on the PIC16C70/71/71A.

## 5.2 PORTB and TRISB Registers

Applicable Devices 70 | 71 | 71 A | 72 | 73 | 73 A | 74 | 74 A


PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a bit in the TRISB register puts the corresponding output driver in a hi-impedance input mode. Clearing a bit in the TRISB register puts the contents of the output latch on the selected pin(s).

### **EXAMPLE 5-2: INITIALIZING PORTB**

CLRF PORTB ; Initialize PORTB by ; setting output ; data latches BSF STATUS, RPO ; Select Bank 1 MOVLW 0xCF ; Value used to ; initialize data ; direction MOVWF ; Set RB<3:0> as inputs TRISB ; RB<5:4> as outputs ; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is done by clearing bit  $\overline{\text{RBPU}}$  (OPTION<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

FIGURE 5-3: BLOCK DIAGRAM OF RB3:RB0 PINS



Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of

PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.


This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression. Refer to the Embedded Control Handbook, "Implementing Wake-Up on Key Stroke" (AN552).

**Note:** For the PIC16C71/73/74 only, if a change on the I/O pin should occur when the read operation is being executed

(start of the Q2 cycle), then interrupt flag bit RBIF may not get set.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

FIGURE 5-4: BLOCK DIAGRAM OF RB7:RB4 PINS



## PIC16C7X

**TABLE 5-3: PORTB FUNCTIONS** 

Name	Bit#	Buffer	Function
RB0/INT	bit0	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

#### 5.3 **PORTC and TRISC Registers**

**Applicable Devices** 70 71 71A 72 73 73A 74 74A

PORTC is an 8-bit bi-directional port. Each pin is individually configurable as an input or output through the TRISC register. PORTC is multiplexed with several peripheral functions (Table 5-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The TRIS bit override is in effect only while the peripheral is enabled. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

#### **EXAMPLE 5-3: INITIALIZING PORTC**

; Initialize PORTC by CLRF PORTC

; setting output

; data latches

BSF STATUS, RP0 MOVLW 0xCF

; Select Bank 1

; Value used to ; initialize data


; direction

MOVWF TRISC ; Set RC<3:0> as inputs

; RC<5:4> as outputs

; RC<7:6> as inputs

#### FIGURE 5-5: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



## PIC16C7X

TABLE 5-5: PORTC FUNCTIONS

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input
RC1/T1OSI/CCP2 <sup>(1)</sup>	bit1	ST	Input/output port pin, Timer1 oscillator input, Capture2 input/Compare2 output/PWM2 output
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3/SCK/SCL can also be selected as the synchronous serial clock for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	bit4	ST	RC4/SDI/SDA can also be selected as the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output
RC6/TX/CK <sup>(2)</sup>	bit6	ST	Input/output port pin, USART Asynchronous Transmit, or USART Synchronous Clock
RC7/RX/DT <sup>(2)</sup>	bit7	ST	Input/output port pin USART Asynchronous Receive, or USART Synchronous Data

Legend: ST = Schmitt Trigger Input

Note 1: The CCP2 multiplexed function is not enabled on the PIC16C72.

2: The TX/CK and RX/DT multiplexed functions are not enabled on the PIC16C72.

## TABLE 5-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
87h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged.

## 5.4 PORTD and TRISD Registers

Applicable Devices
70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (or parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL.

FIGURE 5-6: PORTD BLOCK DIAGRAM (IN I/O PORT MODE)




TABLE 5-7: PORTD FUNCTIONS

Name	Bit#	Buffer Type	Function
RD0/PSP0	bit0	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit0
RD1/PSP1	bit1	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit1
RD2/PSP2	bit2	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit2
RD3/PSP3	bit3	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit3
RD4/PSP4	bit4	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit4
RD5/PSP5	bit5	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit5
RD6/PSP6	bit6	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit6
RD7/PSP7	bit7	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit7

Legend: ST = Schmitt Trigger Input TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffer when in Parallel Slave Port Mode.

## TABLE 5-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets
08h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
88h	TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	1111 1111	1111 1111
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	0000 -111	0000 -111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTD.

## 5.5 PORTE and TRISE Register

Applicable Devices
70 71 71A 72 73 73A 74 74A

PORTE has three pins RE0/ $\overline{RD}$ /AN5, RE1/ $\overline{WR}$ /AN6 and RE2/ $\overline{CS}$ /AN7, which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

I/O PORTE becomes control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs) and that register ADCON1 is configured for digital I/O. In this mode the input buffers are TTL.

Figure 5-7 shows the TRISE register, which also controls the parallel slave port operation.

PORTE pins are multiplexed with analog inputs. The operation of these pins is selected by control bits in the ADCON1 register. When selected as an analog input, these pins will read as '0's.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

**Note:** On a Power-on Reset these pins are configured as analog inputs.

## FIGURE 5-7: TRISE REGISTER (ADDRESS 89h)

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	
IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	R = Readable bit
it7							bit0	<ul><li>W = Writable bit</li><li>U = Unimplemented bit, read as '0'</li><li>n = Value at POR reset</li></ul>
bit 7:	1 = A wor	d has bee	ull Status bit en received a een received	nd waitin	g to be rea	d by the C	PU	
bit 6:	1 = The o	utput buff	r Full Status I er still holds er has been	a previou	sly written	word		
bit 5:		e occurre						ust be cleared in software)
bit 4:	1 = Paral	el slave p	el Slave Port ort mode se I/O mode	Mode Se	lect bit			
			Read as '0'					
bit 3:	Unimple	mentea: 1	1044 40 0					
bit 3: bit 2:	•	Direction	control bit for	pin RE2	CS/AN7			
	TRISE2: 1 = Input 0 = Outpu	Direction ut Direction						

Data Bus D Q **WR PORT** ∙ск³∟<del></del> а Data Latch D Q Schmitt Trigger input buffer WR TRIS ∙ск³∟<del></del> а TRIS Latch **RD TRIS** Q D ΕN **RD PORT** 

FIGURE 5-8: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)

TABLE 5-9: PORTE FUNCTIONS

Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bit0	ST/TTL <sup>(1)</sup>	Input/output port pin, Read control input in parallel slave port mode, or analog input:  RD  1 = Not a read operation
			0 = Read operation. Reads PORTD register (if chip selected)
RE1/WR/AN6	bit1	ST/TTL <sup>(1)</sup>	Input/output port pin, Write control input in parallel slave port mode, or analog input:  WR  1 = Not a write operation 0 = Write operation. Writes PORTD register (if chip selected)
RE2/CS/AN7	bit2	ST/TTL <sup>(1)</sup>	Input/output port pin, Chip select control input in parallel slave port mode, or analog input:  CS  1 = Device is not selected  0 = Device is selected

Legend: ST = Schmitt Trigger Input TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffer when in Parallel Slave Port Mode.

TABLE 5-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets
09h	PORTE	_	_	_	_	_	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	0000 -111	0000 -111
9fh	ADCON1	_	_	_	_	_	PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE.

## 5.6 <u>I/O Programming Considerations</u>

Applicable Devices 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

### 5.6.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (e.g., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched to an output, the content of the data latch may now be unknown.

Reading the port register, reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (ex. BCF, BSF, etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

Example 5-4 shows the effect of two sequential readmodify-write instructions on an I/O port.

# EXAMPLE 5-4: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

```
;Initial PORT settings: PORTB<7:4> Inputs
                        PORTB<3:0> Outputs
;PORTB<7:6> have external pull-ups and are
;not connected to other circuitry
                    PORT latch PORT pins
 BCF PORTB, 7
                  ; 01pp ppp
                                11pp ppp
 BCF PORTB, 6
                  ; 10pp ppp
                                11pp ppp
 BSF STATUS, RPO ;
 BCF TRISB, 7
                  ; 10pp ppp
                                11pp ppp
 BCF TRISB, 6
                  ; 10pp ppp
                                10pp ppp
```


;Note that the user may have expected the ;pin values to be 00pp ppp. The 2nd BCF ;caused RB7 to be latched as the pin value ;(high).

A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

### 5.6.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-9). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

FIGURE 5-9: SUCCESSIVE I/O OPERATION



## 5.7 Parallel Slave Port

Applicable Devices
70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

PORTD operates as an 8-bit wide Parallel Slave Port, or microprocessor port when control bit PSPMODE (TRISE<4>) is set. In slave mode it is asynchronously readable and writable by the external world through  $\overline{\text{RD}}$  control input pin RE0/ $\overline{\text{RD}}$ /AN5 and  $\overline{\text{WR}}$  control input pin RE1/ $\overline{\text{WR}}$ /AN6.

It can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/ $\overline{RD}$ /AN5 to be the  $\overline{RD}$  input, RE1/ $\overline{WR}$ /AN6 to be the  $\overline{WR}$  input and RE2/ $\overline{CS}$ /AN7 to be the  $\overline{CS}$  (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set) and the A/D port configuration bits PCFG2:PCFG0 (ADCON1<2:0> must be set, which will configure pins RE2:RE0 as digital I/O.

There are actually two 8-bit latches, one for data-out (from the PIC16/17) and one for data input. The user writes 8-bit data to PORTD data latch and reads data from the port pin latch (note that they have the same

address). In this mode, the TRISD register is ignored, since the microprocessor is controlling the direction of data flow.

Input Buffer Full Status Flag bit IBF (TRISE<7>), is set if a received word is waiting to be read by the CPU. Once the PORTD input latch is read, IBF is cleared. IBF is a read only status bit. Output Buffer Full Status Flag bit OBF (TRISE<6>), is set if a word written to PORTD latch is waiting to be read by the external bus. Once the PORTD output latch is read by the microprocessor, OBF is cleared. Input Buffer Overflow Status Flag bit IBOV (TRISE<5>) is set if a second write to the microprocessor port is attempted when the previous word has not been read by the CPU (the first word is retained in the buffer).

When not in Parallel Slave Port mode, the IBF and OBF bits are held clear. However, if flag bit IBOV was previously set, it must be cleared in the software.

An interrupt is generated and latched into flag bit PSPIF (PIR1<7>) when a read or a write operation is completed. Interrupt flag bit PSPIF must be cleared by user software and the interrupt can be disabled by clearing interrupt enable bit PSPIE (PIE1<7>).

Data bus Q D RDx pin WR Port ск₹∟ Q TTL ΕN **RD Port** One bit of PORTD Set interrupt flag PSPIF (PIR1<7>) Read Chip Select Write Note: I/O pins has protection diodes to VDD and Vss.

FIGURE 5-10: PORTD AND PORTE BLOCK DIAGRAM (PARALLEL SLAVE PORT)

TABLE 5-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets
08h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
09h	PORTE	_	_	_	_	_	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	0000 -111	0000 -111
0Ch	PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
9fh	ADCON1	_			_		PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Parallel Slave Port.

## PIC16C7X

**NOTES:** 

## 6.0 OVERVIEW OF TIMER MODULES

Applicable Devices 70 | 71 | 71 A | 72 | 73 | 73 A | 74 | 74 A

The PIC16C70 and PIC16C71/71A have one timer module.

The PIC16C72, PIC16C73/73A and PIC16C74/74A have three timer modules.

Each module can generate an interrupt to indicate that an event has occurred (i.e. timer overflow). Each of these modules is explained in full detail in the following sections. The timer modules are:

- Timer0 Module (Section 7.0)
- Timer1 Module (Section 8.0)
- Timer2 Module (Section 9.0)

## 6.1 <u>Timer0 Overview</u>

Applicable Devices 70|71|71A|72|73|73A|74|74A

The Timer0 module (previously known as RTCC) is a simple 8-bit overflow counter. The clock source can be either the internal system clock (Fosc/4) or an external clock. When the clock source is an external clock, the Timer0 module can be selected to increment on either the rising or falling edge.

The Timer0 module also has a programmable prescaler option. This prescaler can be assigned to either the Timer0 module or the Watchdog Timer. Bit PSA (OPTION<3>) assigns the prescaler, and bits PS2:PS0 (OPTION<2:0>) determine the prescaler value. Timer0 can increment at the following rates: 1:1 (when prescaler assigned to Watchdog timer), 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, and 1:256 (Timer0 only).

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher then the device's frequency. The maximum frequency is 50 MHz, given the high and low time requirements of the clock.

## 6.2 <u>Timer1 Overview</u>

Applicable Devices
70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

Timer1 is a 16-bit timer/counter. The clock source can be either the internal system clock (Fosc/4), an external clock, or an external crystal. Timer1 can operate as either a timer or a counter. When operating as a counter (external clock source), the counter can either operate synchronized to the device or asynchronously to the device. Asynchronous operation allows Timer1 to operate during sleep, which is useful for applications that require a real-time clock as well as the power savings of SLEEP mode.

Timer1 also has a prescaler option which allows Timer1 to increment at the following rates: 1:1, 1:2, 1:4, and 1:8. Timer1 can be used in conjunction with the

Capture/Compare/PWM module. When used with a CCP module, Timer1 is the time-base for 16-bit capture or the 16-bit compare and must be synchronized to the device.

## 6.3 <u>Timer2 Overview</u>

Applicable Devices 70|71|71A|72|73|73A|74|74A

Timer2 is an 8-bit timer with a programmable prescaler and postscaler, as well as an 8-bit period register (PR2). Timer2 can be used with the CCP1 module (in PWM mode) as well as the Baud Rate Generator for the Synchronous Serial Port (SSP). The prescaler option allows Timer2 to increment at the following rates: 1:1, 1:4, 1:16.

The postscaler allows the TMR2 register to match the period register (PR2) a programmable number of times before generating an interrupt. The postscaler can be programmed from 1:1 to 1:16 (inclusive).

## 6.4 CCP Overview

Applicable Devices 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

The CCP module(s) can operate in one of these three modes: 16-bit capture, 16-bit compare, or up to 10-bit Pulse Width Modulation (PWM).

Capture mode captures the 16-bit value of TMR1 into the CCPRxH:CCPRxL register pair. The capture event can be programmed for either the falling edge, rising edge, fourth rising edge, or the sixteenth rising edge of the CCPx pin.

Compare mode compares the TMR1H:TMR1L register pair to the CCPRxH:CCPRxL register pair. When a match occurs an interrupt can be generated, and the output pin CCPx can be forced to given state (High or Low), TMR1 can be reset (CCP1), or Timer1 reset and start A/D conversion (CCP2). This depends on the control bits CCPxM3:CCPxM0.

PWM mode compares the TMR2 register to a 10-bit duty cycle register (CCPRxH:CCPRxL<5:4>) as well as to an 8-bit period register (PR2). When the TMR2 register = Duty Cycle register, the CCPx pin will be forced low. When TMR2 = PR2, TMR2 is cleared to 00h, an interrupt can be generated, and the CCPx pin (if an output) will be forced high.

## PIC16C7X

NOTES:

#### 7.0 TIMERO MODULE

Applicable Devices 70 71 71A 72 73 73A 74 74A

The Timer0 module timer/counter has the following features:

- · 8-bit timer/counter
- · Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- · Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 7-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing bit TOCS (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles (Figure 7-2 and Figure 7-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit TOCS (OPTION<5>). In counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 7.2.


The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing bit PSA will assign the prescaler to the Timer0 module. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable. Section 7.3 details the operation of the prescaler.

#### 7.1 **Timer0 Interrupt**


**Applicable Devices** 70 71 71A 72 73 73A 74 74A

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP since the timer is shut off during SLEEP. See Figure 7-4 for Timer0 interrupt timing.

#### FIGURE 7-1: **TIMERO BLOCK DIAGRAM**




#### FIGURE 7-2: TIMERO TIMING: INTERNAL CLOCK/NO PRESCALE




© 1995 Microchip Technology Inc.

DS30390B-page 59

## FIGURE 7-3: TIMERO TIMING: INTERNAL CLOCK/PRESCALE 1:2



## FIGURE 7-4: TIMERO INTERRUPT TIMING



## 7.2 <u>Using Timer0 with an External Clock</u>

Applicable Devices

70 71 71A 72 73 73A 74 74A

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

### 7.2.1 EXTERNAL CLOCK SYNCHRONIZATION


When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for T0CKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on T0CKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

### 7.2.2 TMR0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 7-5 shows the delay from the external clock edge to the timer incrementing.

## FIGURE 7-5: TIMERO TIMING WITH EXTERNAL CLOCK



- Note 1: Delay from clock input change to Timer0 increment is 3Tosc to 7Tosc. (Duration of Q = Tosc). Therefore, the error in measuring the interval between two edges on Timer0 input = ±4Tosc max.
  - 2: External clock if no prescaler selected, Prescaler output otherwise.
  - 3: The arrows indicate the points in time where sampling occurs.

## 7.3 Prescaler

Applicable Devices
| 70 | 71 | 71 A | 72 | 73 | 73 A | 74 | 74 A


An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 7-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusive between the Timer0 module and the Watchdog Timer. Thus, a pres-

caler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and viceversa.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF 1, MOVWF 1, BSF 1,x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

FIGURE 7-6: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



### 7.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program execution.

Note: To avoid an unintended device RESET, the following instruction sequence (shown in Example 7-1) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

## EXAMPLE 7-1: CHANGING PRESCALER (TIMER0→WDT)

BCF STATUS, RPO ;Bank 0

CLRF TMR0 ;Clear TMR0 & Prescaler

BSF STATUS, RP0 ;Bank 1

CLRWDT ;Clears WDT MOVLW b'xxxxlxxx' ;Select new prescale

MOVWF OPTION ;value & WDT

BCF STATUS, RPO ;Bank 0

To change prescaler from the WDT to the Timer0 module use the sequence shown in Example 7-2.

## EXAMPLE 7-2: CHANGING PRESCALER (WDT→TIMER0)

CLRWDT ;Clear WDT and

;prescaler

BSF STATUS, RPO ;Bank 1

MOVLW

b'xxxx0xxx' ;Select TMR0, new

;prescale value and

MOVWF OPTION ; clock source

BCF STATUS, RPO ; Bank 0

## TABLE 7-1: REGISTERS ASSOCIATED WITH TIMERO, PIC16C70/71/71A

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets
01h	01h TMR0 Timer0 module's register									xxxx xxxx	uuuu uuuu
0Bh/8Bh	INTCON	GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

## TABLE 7-2: REGISTERS ASSOCIATED WITH TIMERO, PIC16C72/73/73A/74/A

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets
01h	01h TMR0 Timer0 module's register									xxxx xxxx	uuuu uuuu
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

## PIC16C7X

NOTES:

## 8.0 TIMER1 MODULE

Applicable Devices
70 71 71A 72 73 73A 74 74A

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L) which are readable and writable. The TMR1 Register pair (TMR1H + TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled or disabled using TMR1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- · As a timer
- As a counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In timer mode, Timer1 increments every instruction cycle. In counter mode, it increments on every rising edge of the external clock input on pin RC0/T1OSO/T1CKI.

Timer1 can be turned on and off using the control bit TMR1ON (T1CON<0>).

Timer1 also has an internal "reset input". This reset can be generated by either of the two CCP modules (Section 10.0). Figure 8-1 shows the Timer1 control register.

For the PIC16C72/73A/74A, when the Timer1 oscillator is enabled (T10SCEN is set), the RC1/T10SI/CCP2 and RC0/T10SO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

For the PIC16C73/74, when the Timer1 oscillator is enabled (T1OSCEN is set), RC1/T1OSI/CCP2 pin becomes an input, however the RC0/T1OSO/T1CKI pin will have to be configured as an input by setting the TRISC<0> bit.

## FIGURE 8-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

U-0	U-0 R/W	/-0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_		PS1 T1CKPS0		T1SYNC	TMR1CS	TMR10N	R = Readable bit
it7	, 13.		1		1	bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
oit 7-6:	Unimplemente	ed: Read as '0					
bit 5-4:	T1CKPS1:T1C 11 = 1:8 Presca 10 = 1:4 Presca 01 = 1:2 Presca 00 = 1:1 Presca	ale value ale value ale value	Input Cloc	k Prescale	Select bit	S	
bit 3:	<b>T1OSCEN</b> : Tim 1 = Oscillator is 0 = Oscillator is Note: The oscill	s enabled s shut off			are turned	off to elimi	nate power drain
bit 2:	T1SYNC: Time	r1 External Cl	ock Input S	ynchroniza	ation Contr	ol bit	
	TMR1CS = 1 1 = Do not sync 0 = Synchronize			put			
	TMR1CS = 0 This bit is ignor	ed. Timer1 us	es the exte	rnal clock	when TMR	R1CS = 0.	
bit 1:	<b>TMR1CS</b> : Time 1 = External close 0 = Internal close	ock from pin R			n the rising	ı edge)	
bit 0:	<b>TMR1ON</b> : Time 1 = Enables Time 0 = Stops Time	ner1					

© 1995 Microchip Technology Inc.

DS30390B-page 65

## 8.1 <u>Timer1 Operation in Timer Mode</u>

Applicable Devices
70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is OSC/4. The synchronize control bit  $\overline{T1SYNC}$  (T1CON<2>) has no effect since the internal clock is always in sync.

## 8.2 <u>Timer1 Operation in Synchronized</u> Counter Mode

Applicable Devices 70|71|71A|72|73|73A|74|74A

Counter mode is selected by setting bit TMR1CS. In this mode the timer increments on every rising edge of clock input on pin RC1/T1OSI/CCP2 when bit T1OSCEN is set or pin RC0/T1OSO/T1CKI when bit T1OSCEN is cleared.

If T1SYNC is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple-counter.

In this configuration, during SLEEP mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut off. The prescaler however will continue to increment.


## 8.2.1 EXTERNAL CLOCK INPUT TIMING FOR SYNCHRONIZED COUNTER MODE

When an external clock input is used for Timer1 in synchronized counter mode, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of TMR1 after synchronization.

When the prescaler is 1:1, the external clock input is the same as the prescaler output. The synchronization of T1CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T1CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the appropriate electrical specifications, parameters 45, 46, and 47.

When a prescaler other than 1:1 is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. In order for the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for T1CKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on T1CKI high and low time is that they do not violate the minimum pulse width requirements of 10 ns). Refer to the appropriate electrical specifications, parameters 40, 42, 45, 46, and 47.

FIGURE 8-2: TIMER1 BLOCK DIAGRAM



- Note 1: When the T1OSCEN bit is cleared, the inverter and feedback resistor are turned off. This eliminates power drain.
  - 2: The CCP2 module is not implemented in the PIC16C72.
  - 3: For the PIC16C73 and PIC16C74, the Schmitt Trigger is not implemented in external clock mode.

## 8.3 <u>Timer1 Operation in Asynchronous</u> Counter Mode

 Applicable Devices

 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 8.3.2).

In asynchronous counter mode, Timer1 can not be used as a time-base for capture or compare operations.

## 8.3.1 EXTERNAL CLOCK INPUT TIMING WITH UNSYNCHRONIZED CLOCK

If control bit  $\overline{\text{T1SYNC}}$  is set, the timer will increment completely asynchronously. The input clock must meet a certain minimum high time and low time requirements. Refer to the appropriate Electrical Specifications Section, timing parameters 45, 46, and 47.

## 8.3.2 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running, from an external asynchronous clock, will guarantee a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself poses certain problems since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Example 8-1 is an example routine to read the 16-bit timer value. This is useful if the timer cannot be stopped.

## EXAMPLE 8-1: READING A 16-BIT FREE-RUNNING TIMER

```
; All interrupts are disabled
  MOVF
         TMR1H, W ; Read high byte
  MOVWF TMPH
  MOVF TMR1L, W ; Read low byte
  MOVWF TMPL
  MOVF
         TMR1H, W ; Read high byte
  SUBWF TMPH, W ; Sub 1st read
                   ; with 2nd read
  BTFSC STATUS, Z ; Is result = 0
        CONTINUE ; Good 16-bit read
  GOTO
; TMR1L may have rolled over between the read
; of the high and low bytes. Reading the high
 and low bytes now will read a good value.
  MOVF
         TMR1H, W ; Read high byte
  MOVWF
         TMPH
         TMR1L, W ; Read low byte
  MOVF
  MOVWF TMPL
; Re-enable the Interrupt (if required)
                   ;Continue with your code
CONTINUE
```

## 8.4 Timer1 Oscillator

## Applicable Devices 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

A crystal oscillator circuit is built in between T1OSI pin (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 8-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 8-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 kHz <sup>(1)</sup>	15 pF	15 pF
	100 kHz	15 pF	15 pF
	200 kHz	0 - 15 pF	0 - 15 pF

Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only.

Note 1: For VDD > 4.5V, C1 = C2  $\approx$  30 pF is recommended.

Crystals	Tested:

32.768 kHz	Epson C-001R32.768K-A	± 20 PPM
100 kHz	Epson C-2 100.00 KC-P	± 20 PPM
200 kHz	STD XTL 200.000 kHz	± 20 PPM

## 8.5 Resetting Timer1 using a CCP Trigger Output

Applicable Devices
70 71 71A 72 73 73A 74 74A

The CCP2 module is not implemented on the PIC16C72 device.

If the CCP1 or CCP2 module is configured in compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1.

**Note:** The special event triggers from the CCP1 and CCP2 modules will not set interrupt flag bit TMR1IF (PIR1<0>).

Timer1 must be configured for either timer or synchronized counter mode to take advantage of this feature. If Timer1 is running in asynchronous counter mode, this reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1 or CCP2, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL registers pair effectively becomes the period register for Timer1.

## 8.6 Resetting of Timer1 Register Pair (TMR1H, TMR1L)

Applicable Devices
70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

TMR1H and TMR1L registers are not reset on a POR or any other reset except by the CCP1 special event trigger.

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset. In any other reset, the register is unaffected.

## 8.7 <u>Timer1 Prescaler</u>

Applicable Devices 70|71|71A|72|73|73A|74|74A

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

## TABLE 8-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1,2)</sup>	ADIF	RCIF <sup>(2)</sup>	TXIF <sup>(2)</sup>	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1,2)</sup>	ADIE	RCIE <sup>(2)</sup>	TXIE <sup>(2)</sup>	SSPIE	CCP1IE	TMR21E	TMR1IE	0000 0000	0000 0000
0Eh	TMR1L	Holding reg	ister fo	r the Least S	Significant B	yte of the 16	-bit TMR1	register		xxxx xxxx	uuuu uuuu
0Fh	TMR1H	R1H Holding register for the Most Significant Byte of the 16-bit TMR1 register							xxxx xxxx	uuuu uuuu	
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

2: The PIC16C72 does not have a Parallel Slave Port or a USART, these bits are unimplemented, read as '0'.

## 9.0 TIMER2 MODULE

Applicable Devices
70|71|71A|72|73|73A|74|74A

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time-base for PWM mode of the CCP module(s). The TMR2 register is readable and writable, and is cleared on any device reset.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16 (selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is set during RESET.

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, PIR1<1>).

Timer2 can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Figure 9-2 shows the Timer2 control register.

## 9.1 <u>Timer2 Prescaler and Postscaler</u>

Applicable Devices 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

The prescaler and postscaler counters are cleared when any of the following occurs:

- · a write to the TMR2 register
- · a write to the T2CON register
- any device reset (Power-on Reset, MCLR reset, or Watchdog Timer reset)


TMR2 will not clear when T2CON is written, only for a WDT, POR, and MCLR reset.

## 9.2 Output of TMR2

Applicable Devices
70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate shift clock.

### FIGURE 9-1: TIMER2 BLOCK DIAGRAM



Note 1: TMR2 register output can be software selected by the SSP Module as a baud clock.

© 1995 Microchip Technology Inc.

1x =Prescaler is 16

## FIGURE 9-2: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0 R = Readable bit W = Writable bit bit7 U = Unimplemented bit, read as '0' - n = Value at POR reset bit 7: Unimplemented: Read as '0' TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits bit 6-3: 0000 = 1:1 Postscale 0001 = 1:2 Postscale 1111 = 1:16 Postscale TMR2ON: Timer2 On bit bit 2: 1 = Timer2 is on 0 = Timer2 is off bit 1-0: T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits 00 = Prescaler is 1 01 = Prescaler is 4

## TABLE 9-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1,2)</sup>	ADIF	RCIF <sup>(2)</sup>	TXIF <sup>(2)</sup>	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1,2)</sup>	ADIE	RCIE <sup>(2)</sup>	TXIE <sup>(2)</sup>	SSPIE	CCP1IE	TMR21E	TMR1IE	0000 0000	0000 0000
11h	TMR2	R2 Timer2 module's register								0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
92h	PR2	Timer2 Peri	od Register							1111 1111	1111 1111

 $\label{eq:logend: x = unknown, u = unchanged, -= unimplemented read as '0'. Shaded cells are not used by the Timer2 module.}$ 

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

<sup>2:</sup> The PIC16C72 does not have a Parallel Slave Port or a USART, these bits are unimplemented, read as '0'.

## 10.0 CAPTURE/COMPARE/PWM MODULE(s)

Ap	Applicable Devices							
70	71	71A	72	73	73A	74	74A	
70	71	71A	72	73	73A	74	74A	

CCP1

CCP2

Each CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit capture register, as a 16-bit compare register or as a PWM output. Both the CCP1 and CCP2 modules are identical in operation, with the exception of the operation of the special event trigger. Table 10-1 and Table 10-2 show the resources and interactions of the CCP module(s). In the following sections, the operation of a CCP module is described with respect to CCP1. CCP2 operates the same as CCP1, except where noted.

## **CCP1 module:**

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). Both are readable and writable.

### **CCP2 module:**

Capture/Compare/PWM Register2 (CCPR2) is made up of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). Both are readable and writable.

For use of the CCP modules, refer to the Embedded Control Handbook, "Using the CCP Modules" (AN594).

TABLE 10-1: CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

## TABLE 10-2: INTERACTION OF TWO CCP MODULES

CCPx Mode	<b>CCPy Mode</b>	Interaction
Capture	Capture	Same TMR1 timebase.
Capture	Compare	The compare should be configured for the special event trigger, which clears TMR1.
Compare	Compare	The compare(s) should be configured for the special event trigger, which clears TMR1.
PWM	PWM	The PWMs will have the same frequency, and update rate (TMR2 interrupt).
PWM	Capture	None
PWM	Compare	None

© 1995 Microchip Technology Inc.

## FIGURE 10-1: CCP1CON REGISTER (ADDRESS 17h)/CCP2CON REGISTER (ADDRESS 1Dh)

U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CCPxX **CCPxY** CCPxM3 CCPxM2 CCPxM1 CCPxM0 R = Readable bit W = Writable bit bit7 bit0 U = Unimplemented bit, read as '0' - n =Value at POR reset bit 7-6: Unimplemented: Read as '0' bit 5-4: CCPxX:CCPxY: PWM High Resolution, Low Order Select bits Capture Mode: Unused Compare Mode: Unused PWM Mode: Write the two low order bits in high resolution (10-bit) mode. May be kept constant (at '0') if only 8-bit resolution (in standard resolution mode) is desired. bit 3-0: CCPxM3:CCPxM0: CCPx Mode Select bits 0000 = Capture/compare/PWM off (resets CCPx module) 0100 = Capture mode, every falling edge 0101 = Capture mode, every rising edge 0110 = Capture mode, every 4th rising edge 0111 = Capture mode, every 16th rising edge 1000 = Compare mode, set output on match (CCPxIF bit is set) 1001 = Compare mode, clear output on match (CCPxIF bit is set) 1010 = Compare mode, generate software interrupt on match (CCPxIF bit is set, CCPx pin is unaffected) 1011 = Compare mode, trigger special event (CCPxIF bit is set; CCP1 resets TMR1; CCP2 resets TMR1

and starts an A/D conversion (if A/D module is enabled))

## 10.1 Capture Mode

Applicable Devices
70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

11xx = PWM mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as:

- · A falling edge
- A rising edge
- · Every 4th rising edge
- Every 16th rising edge

An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be reset in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost. In capture mode, the RC2/CCP1 pin should be configured as an input by setting its corresponding TRIS bit.

**Note:** If the RC2/CCP1 is configured as an output, a write to the port can cause a capture condition.

When the capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in operating mode.

#### 10.1.1 PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in capture mode, the prescaler counter is cleared. This means that any reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 10-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

# EXAMPLE 10-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF CCP1CON ;Turn CCP module off


MOVLW NEW\_CAPT\_PS ;Load the W reg with
; the new prescaler
; mode value and CCP ON

MOVWF CCP1CON ;Load CCP1CON with this
; value

#### 10.1.2 CAPTURE MODE SELECTION

Timer1 must be running in timer mode or synchronized counter mode for the CCP module to use the capture feature. In asynchronous counter mode, the capture operation may not work.

# FIGURE 10-2: CAPTURE MODE OPERATION BLOCK DIAGRAM



# 10.2 Compare Mode

Applicable Devices 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- · Driven High
- · Driven Low
- · Remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, a compare interrupt is also generated. The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note: Clearing the CCP1CON register will force the RC2/CCP1 compare output latch to the default low level. This is not the data latch.

#### 10.2.1 COMPARE MODE SELECTION

Timer1 must be running in timer mode or synchronized counter mode if the CCP module is using the compare feature. In asynchronous counter mode, the compare operation may not work.

#### 10.2.2 SOFTWARE INTERRUPT MODE

Another compare mode is software interrupt mode in which the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

### 10.2.3 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.


The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special trigger output of CCP2 resets the TMR1 register pair, and starts an A/D conversion (if the A/D module is enabled).

For the PIC16C72 only, the special event trigger output of CCP1 resets the TMR1 register pair, and starts an A/D conversion (if the A/D module is enabled).

**Note:** The special event trigger from the CCP1 and CCP2 modules will not set interrupt flag bit TMR1IF (PIR1<0>).

# FIGURE 10-3: COMPARE MODE OPERATION BLOCK DIAGRAM



### 10.3 PWM Mode

Applicable Devices 70 71 71A 72 73 73A 74 74A

In Pulse Width Modulation mode (PWM), pin RC2/CCP1 produces up to a 10-bit resolution PWM output. This pin must be configured as an output by clearing the TRISC<2> bit. The pin is multiplexed with the data latch. In PWM mode, the user writes the 8-bit duty cycle value to the low byte of the CCPR1 register, namely CCPR1L. The high-byte, CCPR1H is used as the slave buffer to the low byte. The 8-bit data is transferred from the master to the slave when the PWM1 output is set (i.e. at the beginning of the duty cycle). This double buffering is essential for glitchless PWM output. In PWM mode, CCPR1H is readable but not writable. The period of the PWM is determined by the Timer2 period register (PR2).

PWM period is =

[(PR2) + 1] • 4 Tosc • (TMR2 prescale value)

PWM duty cycle =


(DC1) • Tosc • (TMR2 prescale value)

where DC1 = 10-bit value from CCPRxL and CCPx-CON<5:4> concatenated.

The PWM output resolution is therefore programmable up to a maximum of 10-bits.

Note: Clearing the CCP1CON register will force the RC2/CCP1 PWM output latch to the default low level. This is not the I/O data latch. The Timer2 postscaler is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

# FIGURE 10-4: SIMPLIFIED PWM BLOCK DIAGRAM



time-base.

TABLE 10-3: PWM FREQUENCY vs.

**RESOLUTION AT 20 MHz** 

Max. Resolution	Frequency							
(High Resolution Mode)	TMR2 Prescale=1	TMR2 Prescale=4	TMR2 Prescale=16					
10-bit	19.53 kHz	4.88 kHz	1.22 kHz					
9-bit	39.06 kHz	9.77 kHz	2.44 kHz					
8-bit	78.13 kHz	19.53 kHz	4.88 kHz					

TABLE 10-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (16, 4, 1)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Resolution (High-resolution mode)	10-bit	10-bit	10-bit	8-bit	7-bit	5.5-bit
Resolution (Standard-resolution mode) <sup>(1)</sup>	8-bit	8-bit	8-bit	6-bit	5-bit	3.5-bit

Note 1: Standard resolution mode has the CCPxX:CCPxY bits constant (or '0'), and only compares the TMR2 register value against the PR2 register value. The Q-cycles are not used.

TABLE 10-5: REGISTERS ASSOCIATED WITH CAPTURE AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1,2)</sup>	ADIF	RCIF <sup>(2)</sup>	TXIF <sup>(2)</sup>	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh <sup>(2)</sup>	PIR2	_		_	_	_	_	_	CCP2IF	0	0
8Ch	PIE1	PSPIE <sup>(1,2)</sup>	ADIE	RCIE <sup>(2)</sup>	TXIE <sup>(2)</sup>	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh <sup>(2)</sup>	PIE2	_		_	_	_	_	_	CCP2IE	0	0
0Eh	TMR1L	Holding reg	gister fo	or the Least	Significant	Byte of the	16-bit TMF	R1 register		xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding reg	gister fo	or the Most	Significant	Byte of the	16-bit TMR	1register		xxxx xxxx	uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
15h	CCPR1L	Capture/Co	mpare	PWM regi	ster1 (LSB)					xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare	PWM regis	ster1 (MSB)	)				xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
1Bh <sup>(2)</sup>	CCPR2L	Capture/Co	mpare	PWM regi	ster2 (LSB)					xxxx xxxx	uuuu uuuu
1Ch <sup>(2)</sup>	CCPR2H	Capture/Co	Capture/Compare/PWM register2 (MSB)							xxxx xxxx	uuuu uuuu
1Dh <sup>(2)</sup>	CCP2CON	_	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by Capture and Timer1.

#### TABLE 10-6: REGISTERS ASSOCIATED WITH COMPARE AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1,2)</sup>	ADIF	RCIF <sup>(2)</sup>	TXIF <sup>(2)</sup>	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh <sup>(2)</sup>	PIR2	_		_	_	_	_	_	CCP2IF	0	0
8Ch	PIE1	PSPIE <sup>(1,2)</sup>	ADIE	RCIE <sup>(2)</sup>	TXIE <sup>(2)</sup>	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh <sup>(2)</sup>	PIE2	_		_		_	_	_	CCP2IE	0	0
0Eh	TMR1L	Holding reg	gister fo	or the Least	Significant	Byte of the	16-bit TMF	R1 register	•	xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding reg	gister fo	or the Most	Significant	Byte of the	16-bit TMR	1 register		xxxx xxxx	uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
15h	CCPR1L	Capture/Co	mpare	PWM regi	ster1 (LSB)	1				xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare	e/PWM regi	ster1 (MSB	)				xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
1Bh <sup>(2)</sup>	CCPR2L	Capture/Co	mpare	PWM regi	ster2 (LSB)					xxxx xxxx	uuuu uuuu
1Ch <sup>(2)</sup>	CCPR2H	Capture/Co	Capture/Compare/PWM register2 (MSB)							xxxx xxxx	uuuu uuuu
1Dh <sup>(2)</sup>	CCP2CON	_	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000

 $<sup>\</sup>label{eq:compare} \textbf{Legend:} \quad \textbf{x} = \textbf{unknown}, \ \textbf{u} = \textbf{unchanged}, \ \textbf{-} = \textbf{unimplemented read as '0'}. \ \textbf{Shaded cells are not used by Compare and Timer1}.$ 

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

<sup>2:</sup> The PIC16C72 does not have a Parallel Slave Port, USART or CCP2 module, these bits are unimplemented, read as '0'.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

<sup>2:</sup> The PIC16C72 does not have a Parallel Slave Port, USART or CCP2 module, these bits are unimplemented, read as '0'.

# TABLE 10-7: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1,2)</sup>	ADIF	RCIF <sup>(2)</sup>	TXIF <sup>(2)</sup>	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh <sup>(2)</sup>	PIR2	_	_	_	_	_	_	_	CCP2IF	0	0
8Ch	PIE1	PSPIE <sup>(1,2)</sup>	ADIE	RCIE <sup>(2)</sup>	TXIE <sup>(2)</sup>	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh <sup>(2)</sup>	PIE2		_	_	_	_	_	_	CCP2IE	0	0
11h	TMR2	Timer2 mod	dule's registe	er		,				0000 0000	0000 0000
92h	PR2	Timer2 mod	dule's period	l register						1111 1111	1111 1111
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
15h	CCPR1L	Capture/Co	mpare/PWN	// register1 (	LSB)	•				xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare/PWN	// register1 (	(MSB)					xxxx xxxx	uuuu uuuu
17h	CCP1CON		_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
1Bh <sup>(2)</sup>	CCPR2L	Capture/Co	mpare/PWN	// register2 (	LSB)	•				xxxx xxxx	uuuu uuuu
1Ch <sup>(2)</sup>	CCPR2H	Capture/Compare/PWM register2 (MSB)							xxxx xxxx	uuuu uuuu	
1Dh <sup>(2)</sup>	CCP2CON	_		CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

<sup>2:</sup> The PIC16C72 does not have a Parallel Slave Port, USART or CCP2 module, these bits are unimplemented, read as '0'.

# 11.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

Applicable Devices
70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C)

Refer to Application Note AN578, "Use of the SSP Module in the PC Multi-Master Environment."

### FIGURE 11-1: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0	
_	_	$D/\overline{A}$	Р	S	R/W	UA	BF	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7-6:	Unim	plemente	d: Read a	s '0'				

- bit 5: **D/A**: Data/Address bit (I<sup>2</sup>C mode only)
  - 1 = Indicates that the last byte received or transmitted was data
  - 0 = Indicates that the last byte received or transmitted was address
- bit 4: **P**: Stop bit (I<sup>2</sup>C mode only. This bit is cleared when the SSP module is disabled, SSPEN is cleared)
  - 1 = Indicates that a stop bit has been detected last (this bit is '0' on RESET)
  - 0 = Stop bit was not detected last
- bit 3: **S**: Start bit (I<sup>2</sup>C mode only. This bit is cleared when the SSP module is disabled, SSPEN is cleared)
  - 1 = Indicates that a start bit has been detected last (this bit is '0' on RESET)
  - 0 = Start bit was not detected last
- bit 2:  $R/\overline{W}$ : Read/Write bit information (I<sup>2</sup>C mode only)

This bit holds the R/W bit information following the last address match. This bit is only valid during the transmission.

- 1 = Read
- 0 = Write
- bit 1: **UA**: Update Address (10-bit I<sup>2</sup>C mode only)
  - 1 = Indicates that the user needs to update the address in the SSPADD register
  - 0 = Address does not need to be updated
- bit 0: BF: Buffer Full Status bit

Receive (SPI and I<sup>2</sup>C modes)

- 1 = Receive complete, SSPBUF is full
- 0 = Receive not complete, SSPBUF is empty

<u>Transmit</u> (I<sup>2</sup>C mode only)

- 1 = Transmit in progress, SSPBUF is full
- 0 = Transmit complete, SSPBUF is empty

### FIGURE 11-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

R/W-0								
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	R = Readable bit
bit7							bit0	W = Writable bit
								U = Unimplemented bit,
								read as '0'
								- n =Value at POR reset

bit 7: WCOL: Write Collision Detect bit

1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)

0 = No collision

bit 6: SSPOV: Receive Overflow Indicator bit

#### In SPI mode

1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In master mode the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.

0 = No overflow

# In I<sup>2</sup>C mode

1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in transmit mode. SSPOV must be cleared in software in either mode.

0 = No overflow

bit 5: SSPEN: Synchronous Serial Port Enable bit

#### <u>In SPI mode</u>

- 1 = Enables serial port and configures SDK, SDO, and SDI as serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

# In I<sup>2</sup>C mode

- 1 = Enables the serial port and configures the SDA and SCL pins as serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

In both modes, when enabled, these pins must be properly configured as input or output.

bit 4: CKP: Clock Polarity Select bit

#### In SPI mode

- 1 = Transmit happens on falling edge, receive on rising edge. Idle state for clock is a high level
- 0 = Transmit happens on rising edge, receive on falling edge. Idle state for clock is a low level  $\ln l^2C$  mode

SCK release control

- 1 = Enable clock
- 0 = Holds clock low (clock stretch) (Used to ensure data setup time)
- bit 3-0: SSPM3:SSPM0: Synchronous Serial Port Mode Select bits

0000 = SPI master mode, clock = Fosc/4

0001 = SPI master mode, clock = Fosc/16

0010 = SPI master mode, clock = Fosc/64

0011 = SPI master mode, clock = TMR2 output/2

0100 = SPI slave mode, clock = SCK pin.  $\overline{SS}$  pin control enabled.

0101 = SPI slave mode, clock = SCK pin.  $\overline{SS}$  pin control disabled.  $\overline{SS}$  can be used as I/O pin

 $0110 = I^2C$  slave mode, 7-bit address

 $0111 = I^2C$  slave mode, 10-bit address

 $1011 = I^2C$  start and stop bit interrupts enabled (slave idle)

1110 = I<sup>2</sup>C slave mode, 7-bit address with start and stop bit interrupts enabled

1111 = I<sup>2</sup>C slave mode, 10-bit address with start and stop bit interrupts enabled

### 11.1 SPI Mode

Applicable Devices
70|71|71A|72|73|73A|74|74A

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- · Serial Data In (SDI) RC4/SDI
- Serial Clock (SCK) RC3/SCK

Additionally a fourth pin may be used when in a slave mode of operation:

• Slave Select (SS) RA5/AN4/SS

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>). These control bits allow the following to be specified:

- Master Mode (SCK is the clock output)
- Slave Mode (SCK is the clock input)
- Clock Polarity (Output/Input data on the Rising/Falling edge of SCK)
- · Clock Rate (Master mode only)
- · Slave Select Mode (Slave mode only)


The SSP consists of a transmit/receive Shift Register (SSPSR) and a Buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSB first. The SSPBUF holds the data that was previously written to the SSPSR, until the received data is ready. Once the 8-bits of data have been received, that information is moved to the SSPBUF register. Then the buffer full detect bit BF (SSPSTAT <0>) and interrupt flag bit SSPIF (PIR1<3>) are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was received. Any write to the SSPBUF register during transmission/ reception of data will be ignored, and the write collision detect bit WCOL (SSPCON<7>) will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully. When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit BF (SSPSTAT<0>) indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, bit BF is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally the SSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF can then be read (if data is meaningful) and/or the SSPBUF (SSPSR) can be written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 11-1 shows the loading of the SSPBUF (SSPSR) for data transmission. The shaded instruction is only required if the received data is meaningful.

# EXAMPLE 11-1: LOADING THE SSPBUF (SSPSR) REGISTER

STATUS, RPO ;Specify Bank 1 BSF LOOP BTFSS SSPSTAT, BF ;Has data been ;received ;(transmit ;complete)? GOTO LOOP BCF STATUS, RP0 ;Specify Bank 0 MOVF SSPBUF, W ;W reg = contents ; of SSPRIE MOVWF RXDATA ;Save in user RAM ;W reg = contents TXDATA, W MOVF ; of TXDATA MOVWE SSPRIE :New data to xmit

The block diagram of the SSP module, when in SPI mode (Figure 11-3), shows that the SSPSR is not directly readable or writable, and can only be accessed from addressing the SSPBUF register. Additionally, the SSP status register (SSPSTAT) indicates the various status conditions.

FIGURE 11-3: SSP BLOCK DIAGRAM (SPI MODE)



# PIC16C7X

To enable the serial port, SSP enable bit SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON register, and then set bit SSPEN. This configures the SDI, SDO, SCK, and  $\overline{SS}$  pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISC register) appropriately programmed. That is:

- SDI must have TRISC<4> set
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value. An example would be in master mode where you are only sending data (to a display driver), then both SDI and  $\overline{SS}$  could be used as general purpose outputs by clearing their corresponding TRIS register bits.

Figure 11-4 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2) wishes to broadcast data by the software protocol.

In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SCK output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor" mode.

In slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched the interrupt flag bit SSPIF (PIR1<3>) is set.


The clock polarity is selected by appropriately programming bit CKP (SSPCON<4>). This then would give waveforms for SPI communication as shown in Figure 11-5 and Figure 11-6 where the MSB is transmitted first. In master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum bit clock frequency (at 20 MHz) of 5 MHz. When in slave mode the external clock must meet the minimum high and low times.

In sleep mode, the slave can transmit and receive data and wake the device from sleep.





The  $\overline{SS}$  pin allows a synchronous slave mode. The SPI must be in slave mode (SSPCON<3:0> = 04h) and the TRISA<5> bit must be set the for the synchronous slave mode to be enabled. When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven. When the  $\overline{SS}$  pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/pull-down resistors may be desirable, depending on the application.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.

FIGURE 11-5: SPI MODE TIMING (MASTER MODE OR SLAVE MODE W/O SS CONTROL)





FIGURE 11-6: SPI MODE TIMING (SLAVE MODE WITH SS CONTROL)



# PIC16C7X

# TABLE 11-1: REGISTERS ASSOCIATED WITH SPI OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1,2)</sup>	ADIF	RCIF <sup>(2)</sup>	TXIF <sup>(2)</sup>	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1,2)</sup>	ADIE	RCIE <sup>(2)</sup>	TXIE <sup>(2)</sup>	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
13h	SSPBUF	Synchronou	us Serial F	Port Rece	ive Buffer	/Transmit	Register			xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
85h	TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
94h	SSPSTAT	_	_	D/Ā	Р	S	R/W	UA	BF	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in SPI mode.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

<sup>2:</sup> The PIC16C72 does not have a Parallel Slave Port or USART, these bits are unimplemented, read as '0'.

# 11.2 I<sup>2</sup>C™ Overview

Applicable Devices
70 71 71A 72 73 73A 74 74A

This section provides an overview of the Inter-Integrated Circuit ( $I^2C$ ) bus, with Section 11.3 discussing the operation of the SSP module in  $I^2C$  mode.

The I<sup>2</sup>C bus is a two-wire serial interface developed by the Philips Corporation. The original specification, or standard mode, was for data transfers of up to 100 Kbps. An enhanced specification, or fast mode, supports data transmission up to 400 Kbps. Both standard mode and fast mode devices will inter-operate if attached to the same bus.

The I<sup>2</sup>C interface employs a comprehensive protocol to ensure reliable transmission and reception of data. When transmitting data, one device is the "master" (generates the clock), while the other device(s) acts as the "slave." All portions of the slave protocol are implemented in the SSP module's hardware, while portions of the master protocol need to be addressed in the PIC16CXX software. Table 11-2 defines some of the I<sup>2</sup>C bus terminology. For additional information on the I<sup>2</sup>C interface specification, refer to the Philips document "The I<sup>2</sup>C bus and how to use it.", which can be obtained from the Philips Corporation.

In the I<sup>2</sup>C interface protocol each device has an address. When a master wishes to initiate a data transfer, it first transmits the address of the device that it wishes to "talk" to. All devices "listen" to see if this is their address. Within this address, a bit specifies if the master wishes to read-from/write-to the slave device. The master and slave are always in opposite modes (transmitter/receiver) of operation during a data transfer. That is they can be thought of operating in either of these two relations:

- Master-transmitter and Slave-receiver
- · Slave-transmitter and Master-receiver

In both cases the master generates the clock signal.

The output stages of the clock (SCL) and data (SDA) lines must have an open-drain or open-collector in order to perform the wired-AND function of the bus. External pull-up resistors are used to ensure a high level when no device is pulling the line down. The number of devices that may be attached to the I<sup>2</sup>C bus is limited only by the maximum bus loading specification of 400 pF.

# 11.2.1 INITIATING AND TERMINATING DATA TRANSFER

During times of no data transfer (idle time), both the clock line (SCL) and the data line (SDA) are pulled high through the external pull-up resistors. The START and STOP conditions determine the start and stop of data transmission. The START condition is defined as a high to low transition of the SDA when the SCL is high. The STOP condition is defined as a low to high transition of the SDA when the SCL is high. Figure 11-7 shows the START and STOP conditions. The master generates these conditions for starting and terminating data transfer. Due to the definition of the START and STOP conditions, when data is being transmitted, the SDA line can only change state when the SCL line is low.

FIGURE 11-7: START AND STOP CONDITIONS




TABLE 11-2: I<sup>2</sup>C BUS TERMINOLOGY

Term	Description
Transmitter	The device that sends the data to the bus.
Receiver	The device that receives the data from the bus.
Master	The device which initiates the transfer, generates the clock and terminates the transfer.
Slave	The device addressed by a master.
Multi-master	More than one master device in a system. These masters can attempt to control the bus at the same time without corrupting the message.
Arbitration	Procedure that ensures that only one of the master devices will control the bus. This ensure that the transfer data does not get corrupted.
Synchronization	Procedure where the clock signals of two or more devices are synchronized.

#### 11.2.2 ADDRESSING I<sup>2</sup>C DEVICES

There are two address formats. The simplest is the 7-bit address format with a  $R/\overline{W}$  bit (Figure 11-8). The more complex is the 10-bit address with a  $R/\overline{W}$  bit (Figure 11-9). For 10-bit address format, two bytes must be transmitted with the first five bits specifying this to be a 10-bit address.

FIGURE 11-8: 7-BIT ADDRESS FORMAT






FIGURE 11-9: I<sup>2</sup>C 10-BIT ADDRESS **FORMAT** 



#### 11.2.3 TRANSFER ACKNOWLEDGE

All data must be transmitted per byte, with no limit to the number of bytes transmitted per data transfer. After each byte, the slave-receiver generates an acknowledge bit (ACK) (Figure 11-10). When a slave-receiver doesn't acknowledge the slave address or received data, the master must abort the transfer. The slave must leave SDA high so that the master can generate the STOP condition (Figure 11-7).

FIGURE 11-10: SLAVE-RECEIVER **ACKNOWLEDGE** 



If the master is receiving the data (master-receiver), it generates an acknowledge signal for each received byte of data, except for the last byte. To signal the end of data to the slave-transmitter, the master does not generate an acknowledge (not acknowledge). The slave then releases the SDA line so the master can generate the STOP condition. The master can also generate the STOP condition during the acknowledge pulse for valid termination of data transfer.

If the slave needs to delay the transmission of the next byte, holding the SCL line low will force the master into a wait state. Data transfer continues when the slave releases the SCL line. This allows the slave to move the received data or fetch the data it needs to transfer before allowing the clock to start. This wait state technique can also be implemented at the bit level, Figure 11-11.

FIGURE 11-11: DATA TRANSFER WAIT STATE





Figure 11-12 and Figure 11-13 show Master-transmitter and Master-receiver data transfer sequences.


When a master does not wish to relinquish the bus (by generating a STOP condition), a repeated START condition (Sr) must be generated. This condition is identical to the start condition (SDA goes high-to-low while

SCL is high), but occurs after a data transfer acknowledge pulse (not the bus-free state). This allows a master to send "commands" to the slave and then receive the requested information or to address a different slave device. This sequence is shown in Figure 11-14.


#### FIGURE 11-12: MASTER-TRANSMITTER SEQUENCE



#### FIGURE 11-13: MASTER-RECEIVER SEQUENCE



### FIGURE 11-14: COMBINED FORMAT




#### 11.2.4 MULTI-MASTER

The I<sup>2</sup>C protocol allows a system to have more than one master. This is called multi-master. When two or more masters try to transfer data at the same time, arbitration and synchronization occur.

#### 11.2.4.1 ARBITRATION

Arbitration takes place on the SDA line, while the SCL line is high. The master which transmits a high when the other master transmits a low loses arbitration (Figure 11-15), and turns off its data output stage. A master which lost arbitration can generate clock pulses until the end of the data byte where it lost arbitration. When the master devices are addressing the same device, arbitration continues into the data.

FIGURE 11-15: MULTI-MASTER ARBITRATION (TWO MASTERS)



Masters that also incorporate the slave function, and have lost arbitration must immediately switch over to slave-receiver mode. This is because the winning master-transmitter may be addressing it.

Arbitration is not allowed between:


- A repeated START condition
- · A STOP condition and a data bit
- A repeated START condition and a STOP condition

Care needs to be taken to ensure that these conditions do not occur.

#### 11.2.4.2 Clock Synchronization

Clock synchronization occurs after the devices have started arbitration. This is performed using a wired-AND connection to the SCL line. A high to low transition on the SCL line causes the concerned devices to start counting off their low period. Once a device clock has gone low, it will hold the SCL line low until its SCL high state is reached. The low to high transition of this clock may not change the state of the SCL line, if another device clock is still within its low period. The SCL line is held low by the device with the longest low period. Devices with shorter low periods enter a high waitstate, until the SCL line comes high. When the SCL line comes high, all devices start counting off their high periods. The first device to complete its high period will pull the SCL line low. The SCL line high time is determined by the device with the shortest high period, Figure 11-16.

FIGURE 11-16: CLOCK SYNCHRONIZATION




# 11.3 SSP I<sup>2</sup>C Operation

Applicable Devices 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

The SSP module in I<sup>2</sup>C mode fully implements all slave functions, and provides interrupts on start and stop bits in hardware to facilitate software implementations of the master functions. The SSP module implements the standard and fast mode specifications as well as 7-bit and 10-bit addressing. Two pins are used for data transfer. These are the RC3/SCK/SCL pin, which is the clock (SCL), and the RC4/SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits. The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSPCON<5>).

FIGURE 11-17: SSP BLOCK DIAGRAM
(I<sup>2</sup>C MODE)



The SSP module has five registers for  $I^2C$  operation. These are the:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I<sup>2</sup>C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I<sup>2</sup>C modes to be selected:

- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- I<sup>2</sup>C Slave mode (7-bit address), with start and stop bit interrupts enabled
- I<sup>2</sup>C Slave mode (10-bit address), with start and stop bit interrupts enabled
- 1<sup>2</sup>C start and stop bit interrupts enabled, slave is idle

Selection of any I<sup>2</sup>C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits.

The SSPSTAT register gives the status of the data transfer. This information includes detection of a START or STOP bit, specifies if the received byte was data or address if the next byte is the completion of 10-bit address, and if this will be a read or write data transfer. The SSPSTAT register is read only.

The SSPBUF is the register to which transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON<6>) is set.

The SSPADD register holds the slave address. In 10-bit mode, the user needs to write the high byte of the address (1111  $\,$ 0  $\,$ A9  $\,$ A8  $\,$ 0). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

#### 11.3.1 SLAVE MODE

In slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge (ACK) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this  $\overline{ACK}$  pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 11-3 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I<sup>2</sup>C specification as well as the requirement of the SSP module is shown in timing parameter #100 and parameter #101.

#### 11.3.1.1 ADDRESSING

Once the SSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit, BF is set.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) - on the falling edge of the ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave (Figure 11-9). The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit  $R/\overline{W}$  (SSPSTAT<2>) must specify a write, so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for 10-bit address are as follows, with steps 7- 9 for slave-transmitter:

- Receive first (high) byte of Address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- Update the SSPADD register with the first (high) byte of Address (clears bit UA, if match releases SCL line).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive repeated START condition.
- Receive first (high) byte of Address (bits SSPIF and BF are set).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

TABLE 11-3: DATA TRANSFER RECEIVED BYTE ACTIONS

	ts as Data s Received		Generate ACK	Set bit SSPIF (SSP Interrupt occurs
BF	SSPOV	$SSPSR \to  SSPBUF$	Pulse	if Enabled)
0	0	Yes	Yes	Yes
1	0	No	No	Yes
1	1	No	No	Yes
0	1	No	No	Yes


#### 11.3.1.2 RECEPTION

When the  $R/\overline{W}$  bit of the address byte is clear and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no acknowledge  $(\overline{ACK})$  pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON<6>) is set.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software, and the SSPSTAT register is used to determine the status of the byte.

FIGURE 11-18: I<sup>2</sup>C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)



# PIC16C7X


#### 11.3.1.3 TRANSMISSION

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSP-STAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit, and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSP-CON<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 11-19).

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software, and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the  $\overline{ACK}$  pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not  $\overline{ACK}$ ), then the data transfer is complete. The slave then monitors for another occurrence of the START bit. If the SDA line was low ( $\overline{ACK}$ ), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP.

FIGURE 11-19: I<sup>2</sup>C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)



#### 11.3.2 MASTER MODE

Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit is set, or the bus is idle and both the S and P bits are clear.

In master mode the SCL and SDA lines are manipulated by clearing the corresponding TRISC<4:3> bit(s). The output level is always low, irrespective of the value(s) in PORTB<4:3>. So when transmitting data, a '1' data bit must have the TRISC<4> bit set (input) and a '0' data bit must have the TRISC<4> bit cleared (output). The same scenario is true for the SCL line with the TRISC<3> bit.

The following events will cause the SSP Interrupt Flag bit SSPIF to be set (SSP Interrupt if enabled):

- · START condition
- · STOP condition
- · Data transfer byte transmitted/received

Master mode of operation can be done with either the slave mode idle (SSPM3:SSPM0 = 1011) or with the slave active. When both master and slave modes are enabled, the software needs to differentiate the source(s) of the interrupt.

#### 11.3.3 MULTI-MASTER MODE

In multi-master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is idle and both the S and P bits are cleared. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISC<4:3>). There are two stages where this arbitration can be lost, these are:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, the device may be being addressed. If addressed an  $\overline{ACK}$  pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to re-transfer the data at a later time.

TABLE 11-4: REGISTERS ASSOCIATED WITH I<sup>2</sup>C OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1,2)</sup>	ADIF	RCIF <sup>(2)</sup>	TXIF <sup>(2)</sup>	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1,2)</sup>	ADIE	RCIE <sup>(2)</sup>	TXIE <sup>(2)</sup>	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
13h	SSPBUF	Synchrono	us Serial I	Port Rece	ive Buffer	/Transmit	Register			xxxx xxxx	uuuu uuuu
93h	SSPADD	Synchrono	us Serial I	Port (I <sup>2</sup> C r	node) Add	dress Reg	jister			0000 0000	0000 0000
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
94h	SSPSTAT	_	_	D/Ā	Р	S	R/W	UA	BF	00 0000	00 0000
89h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged,  $- = unimplemented read as '0'. Shaded cells are not used by SSP in <math>I^2C$  mode.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

2: The PIC16C72 does not have a Parallel Slave Port or USART, these bits are unimplemented, read as '0'.

# FIGURE 11-20: OPERATION OF THE I<sup>2</sup>C MODULE IN IDLE\_MODE, RCV\_MODE OR XMIT\_MODE

```
IDLE_MODE (7-bit):
if (Addr_match)
                                           Set interrupt;
                                           if (R/\overline{W} = 1)
                                                                   Send \overline{ACK} = 0:
                                                                   set XMIT_MODE;
                                           else if (R/\overline{W} = 0) set RCV_MODE;
RCV_MODE:
if ((SSPBUF=Full) OR (SSPOV = 1))
                   Set SSPOV;
                   Do not acknowledge;
else
                   transfer SSPSR → SSPBUF;
                   send \overline{ACK} = 0;
Receive 8-bits in SSPSR;
Set interrupt;
XMIT_MODE:
While ((SSPBUF = Empty) AND (CKP=0)) Hold SCL Low;
Send byte;
Set interrupt;
if (\overline{ACK} Received = 1)
                                           End of transmission;
                                           Go back to IDLE_MODE;
else if (ACK Received = 0) Go back to XMIT_MODE;
IDLE_MODE (10-Bit):
If (High_byte_addr_match AND (R/\overline{W} = 0))
                   PRIOR_ADDR_MATCH = FALSE;
                   Set interrupt;
                   if ((SSPBUF = Full) OR ((SSPOV = 1))
                                   Set SSPOV;
                          {
                                   Do not acknowledge;
                   else
                                   Set UA = 1;
                                   Send \overline{ACK} = 0;
                                   While (SSPADD not updated) Hold SCL low;
                                   Clear UA = 0;
                                   Receive Low_addr_byte;
                                   Set interrupt;
                                   Set UA = 1;
                                   If (Low_byte_addr_match)
                                                   PRIOR_ADDR_MATCH = TRUE;
                                                   Send \overline{ACK} = 0;
                                                   while (SSPADD not updated) Hold SCL low;
                                                   Clear UA = 0;
                                                   Set RCV_MODE;
                                           }
                          }
else if (High_byte_addr_match AND (R/\overline{W} = 1)
                   if (PRIOR_ADDR_MATCH)
                                   send \overline{ACK} = 0;
                                   set XMIT_MODE;
          else PRIOR_ADDR_MATCH = FALSE;
```

# 12.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

Applicable Devices
70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also know as a Serial Communications Interface or SCI). The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured

as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc.

The USART can be configured in the following modes:

- Asynchronous (full duplex)
- · Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

Bit SPEN (RCSTA<7>), and bits TRISC<7:6>, have to be set in order to configure pins RC6/TX/CK and RC7/RX/DT for the Serial Communication Interface.

# FIGURE 12-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0	
CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7:	CSRC: Clo	ck Source	Select bit					
	Asynchrone Don't care	ous mode						
	Synchrono 1 = Master 0 = Slave r	mode (Clo				G)		
bit 6:	<b>TX9</b> : 9-bit 1 = Selects 0 = Selects	9-bit trans	smission					
bit 5:	<b>TXEN</b> : Train 1 = Transm 0 = Transm Note: SRE	nit enabled nit disabled		EN in SYI	NC mode.			
bit 4:	<b>SYNC</b> : USA 1 = Synchr 0 = Asynch	onous mod	de					
bit 3:	Unimplem	ented: Rea	ad as '0'					
bit 2:	BRGH: Hig	jh Baud Ra	ite Select b	it				
	Asynchrone 1 = High sp 0 = Low sp	peed						
	Synchrono Unused in							
bit 1:	<b>TRMT</b> : Train 1 = TSR er 0 = TSR fu	npty	Register S	tatus bit				
bit 0:	<b>TX9D</b> : 9th	hit of transi	mit data C	an ha nari	tu hit			

© 1995 Microchip Technology Inc.

# FIGURE 12-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R-0	R-x	
SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	R = Readable bit
bit7	1						bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
	SPEN: Ser 1 = Serial p 0 = Serial p	ort enable	d (Configu	es RC7/R	X/DT and	RC6/TX/CI	C pins as se	rial port pins)
	<b>RX9</b> : 9-bit 1 1 = Selects 0 = Selects	s 9-bit rece	ption					
bit 5:	SREN: Sin	gle Receiv	e Enable b	it				
	Asynchron Don't care	ous mode						
	Synchrono 1 = Enable 0 = Disable This bit is o	s single rec es single re	ceive ceive	is comple	ete.			
	Synchrono Unused in		<u>slave</u>					
bit 4:	CREN: Coi	ntinuous R	eceive Ena	ble bit				
	Asynchrone 1 = Enable 0 = Disable	s continuo						
	Synchrono 1 = Enable 0 = Disable	s continuo		until enabl	e bit CREN	l is cleared	I (CREN ove	errides SREN)
bit 3:	Unimplem	ented: Rea	ad as '0'					
	FERR: Fra 1 = Framin 0 = No fran	g error (Ca		ed by read	ding RCRE	G register)		
	OERR: Ove 1 = Overru 0 = No ove	n error (Ca		ed by clear	ing bit CRI	EN)		
bit 0:	<b>RX9D</b> : 9th	bit of recei	ved data (C	Can be par	ity bit)			

# 12.1 <u>USART Baud Rate Generator (BRG)</u>

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In asynchronous mode bit BRGH (TXSTA<2>) also controls the baud rate. In synchronous mode bit BRGH is ignored. Table 12-1 shows the formula for computation of the baud rate for different USART modes which only apply in master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 12-1. From this, the error in baud rate can be determined.

Example 12-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 BRGH = 0 SYNC = 0

# EXAMPLE 12-1: CALCULATING BAUD RATE ERROR

Desired Baud rate=Fosc / (64 (X + 1))

9600 = 16000000 / (64 (X + 1))

 $X = \lfloor 25.042 \rfloor = 25$ 

Calculated Baud Rate=16000000 / (64 (25 + 1))

= 9615

Error = (Calculated Baud Rate - Desired Baud Rate)

**Desired Baud Rate** 

= (9615 - 9600) / 9600

= 0.16%

It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the Fosc/(16(x + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register, causes the BRG timer to be reset (or cleared), this ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

TABLE 12-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate= Fosc/(16(X+1))
1	(Synchronous) Baud Rate = Fosc/(4(X+1))	NA

X = value in SPBRG (0 to 255)

### TABLE 12-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other resets
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
99h	SPBRG	Baud R	ate Gene	erator Re	egister					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used by the BRG.

# TABLE 12-3: BAUD RATES FOR SYNCHRONOUS MODE

BAUD RATE (K)	FOSC = 20 KBAUD	) MHz %ERROR	SPBRG value (decimal)	16 MHz KBAUD	%ERROR	SPBRG value (decimal)	10 MHz KBAUD	%ERROR	SPBRG value (decimal)	7.15909 M KBAUD	Hz %ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	NA	-	-	9.766	+1.73	255	9.622	+0.23	185
19.2	19.53	+1.73	255	19.23	+0.16	207	19.23	+0.16	129	19.24	+0.23	92
76.8	76.92	+0.16	64	76.92	+0.16	51	75.76	-1.36	32	77.82	+1.32	22
96	96.15	+0.16	51	95.24	-0.79	41	96.15	+0.16	25	94.20	-1.88	18
300	294.1	-1.96	16	307.69	+2.56	12	312.5	+4.17	7	298.3	-0.57	5
500	500	0	9	500	0	7	500	0	4	NA	-	-
HIGH	5000	-	0	4000	-	0	2500	-	0	1789.8	-	0
LOW	19.53	-	255	15.625	-	255	9.766	-	255	6.991	-	255

BAUD RATE (K)	FOSC = 5.	0688 MHz %ERROR	SPBRG value (decimal)	3.579545 I KBAUD	MHz %ERROR	SPBRG value (decimal)	1 MHz KBAUD	%ERROR	SPBRG value (decimal)	32.768 kHz	z %ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	0.303	+1.14	26
1.2	NA	-	-	NA	-	-	1.202	+0.16	207	1.170	-2.48	6
2.4	NA	-	-	NA	-	-	2.404	+0.16	103	NA	-	-
9.6	9.6	0	131	9.622	+0.23	92	9.615	+0.16	25	NA	-	-
19.2	19.2	0	65	19.04	-0.83	46	19.24	+0.16	12	NA	-	-
76.8	79.2	+3.13	15	74.57	-2.90	11	83.34	+8.51	2	NA	-	-
96	97.48	+1.54	12	99.43	+3.57	8	NA	-	-	NA	-	-
300	316.8	+5.60	3	298.3	-0.57	2	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	1267	-	0	894.9	-	0	250	-	0	8.192	-	0
LOW	4.950	-	255	3.496	-	255	0.9766	-	255	0.032	-	255

# TABLE 12-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD RATE	Fosc = 20	) MHz	SPBRG value	16 MHz		SPBRG value	10 MHz		SPBRG value	7.15909 M	Hz	SPBRG value
(K)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	1.221	+1.73	255	1.202	+0.16	207	1.202	+0.16	129	1.203	+0.23	92
2.4	2.404	+0.16	129	2.404	+0.16	103	2.404	+0.16	64	2.380	-0.83	46
9.6	9.469	-1.36	32	9.615	+0.16	25	9.766	+1.73	15	9.322	-2.90	11
19.2	19.53	+1.73	15	19.23	+0.16	12	19.53	+1.73	7	18.64	-2.90	5
76.8	78.13	+1.73	3	83.33	+8.51	2	78.13	+1.73	1	NA	-	-
96	104.2	+8.51	2	NA	-	-	NA	-	-	NA	-	-
300	312.5	+4.17	0	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	312.5	-	0	250	-	0	156.3	-	0	111.9	-	0
LOW	1.221	-	255	0.977	-	255	0.6104	-	255	0.437	-	255

BAUD RATE (K)	FOSC = 5.	0688 MHz %ERROR	SPBRG value (decimal)	3.579545 I KBAUD	MHz %ERROR	SPBRG value (decimal)	1 MHz KBAUD	%ERROR	SPBRG value (decimal)	32.768 kHz	z %ERROR	SPBRG value (decimal)
0.3	0.31	+3.13	255	0.301	+0.23	185	0.300	+0.16	51	0.256	-14.67	1
1.2	1.2	0	65	1.190	-0.83	46	1.202	+0.16	12	NA	-	-
2.4	2.4	0	32	2.432	+1.32	22	2.232	-6.99	6	NA	-	-
9.6	9.9	+3.13	7	9.322	-2.90	5	NA	-	-	NA	-	-
19.2	19.8	+3.13	3	18.64	-2.90	2	NA	-	-	NA	-	-
76.8	79.2	+3.13	0	NA	-	-	NA	-	-	NA	-	-
96	NA	-	-	NA	-	-	NA	-	-	NA	-	-
300	NA	-	-	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	79.2	-	0	55.93	-	0	15.63	-	0	0.512	-	0
LOW	0.3094	-	255	0.2185	-	255	0.0610	-	255	0.0020	-	255

# TABLE 12-5: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD RATE (K)	FOSC = 20 KBAUD	MHz %ERROR	SPBRG value (decimal)	16 MHz KBAUD	%ERROR	SPBRG value (decimal)	10 MHz KBAUD	%ERROR	SPBRG value (decimal)	7.16 MHz KBAUD	%ERROR	SPBRG value (decimal)
9.6	9.615	+0.16	129	9.615	+0.16	103	9.615	+0.16	64	9.520	-0.83	46
19.2	19.230	+0.16	64	19.230	+0.16	51	18.939	-1.36	32	19.454	+1.32	22
38.4	37.878	-1.36	32	38.461	+0.16	25	39.062	+1.7	15	37.286	-2.90	11
57.6	56.818	-1.36	21	58.823	+2.12	16	56.818	-1.36	10	55.930	-2.90	7
115.2	113.636	-1.36	10	111.111	-3.55	8	125	+8.51	4	111.860	-2.90	3
250	250	0	4	250	0	3	NA	-	-	NA	-	-
625	625	0	1	NA	-	-	625	0	0	NA	-	-
1250	1250	0	0	NA	-	-	NA	-	-	NA	-	-

BAUD RATE (K)	FOSC = 5.	068 MHz %ERROR	SPBRG value (decimal)	3.579 MHz KBAUD	%ERROR	SPBRG value (decimal)	1 MHz KBAUD	%ERROR	SPBRG value (decimal)	32.768 kH KBAUD	lz %ERROR	SPBRG value (decimal)
9.6	9.6	0	32	9.727	+1.32	22	8.928	-6.99	6	NA	-	-
19.2	18.645	-2.94	16	18.643	-2.90	11	20.833	+8.51	2	NA	-	-
38.4	39.6	+3.12	7	37.286	-2.90	5	31.25	-18.61	1	NA	-	-
57.6	52.8	-8.33	5	55.930	-2.90	3	62.5	+8.51	0	NA	-	-
115.2	105.6	-8.33	2	111.860	-2.90	1	NA	-	-	NA	-	-
250	NA	-	-	223.721	-10.51	0	NA	-	-	NA	-	-
625	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1250	NA	-	-	NA	-	-	NA	-	-	NA	-	-

#### 12.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin. If bit BRGH (TXSTA<2>) is clear (i.e., at the low baud rates), the sampling is done on the seventh, eighth and ninth falling edges of a x16 clock (Figure 12-3). If bit BRGH is

set (i.e., at the high baud rates), the sampling is done on the 3 clock edges preceding the second rising edge after the first falling edge of a x4 clock (Figure 12-4 and Figure 12-5).

FIGURE 12-3: RX PIN SAMPLING SCHEME (BRGH = 0)




FIGURE 12-4: RX PIN SAMPLING SCHEME (BRGH = 1)





FIGURE 12-5: RX PIN SAMPLING SCHEME (BRGH = 1)



### 12.2 <u>USART Asynchronous Mode</u>

Applicable Devices
70 71 71A 72 73 73A 74 74A

In this mode, the USART uses standard nonreturn-to-zero (NRZ) format (one start bit, eight or nine data bits and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- · Baud Rate Generator
- Sampling Circuit
- · Asynchronous Transmitter
- · Asynchronous Receiver

### 12.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 12-6. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one Tcy), the TXREG register is empty and

flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled or disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.


**Note 1:** The TSR register is not mapped in data memory so it is not available to the user.

Note 2: Flag bit TXIF is set when enable bit TXEN is set.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 12-6). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 12-8). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. As a result the RC6/TX/CK pin will revert to himpedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit maybe loaded in the TSR register.

FIGURE 12-6: USART TRANSMIT BLOCK DIAGRAM




# PIC16C7X

Steps to follow when setting up a Asynchronous Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 12.1)
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set transmit bit TX9.
- Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Load data to the TXREG register (starts transmission).

### FIGURE 12-7: ASYNCHRONOUS MASTER TRANSMISSION



### FIGURE 12-8: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)




TABLE 12-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate (	Generato	r Registe	r					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

#### 12.2.2 USART ASYNCHRONOUS RECEIVER


The receiver block diagram is shown in Figure 12-9. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).


The heart of the receiver is the receive (serial) shift register (RSR). After sampling the STOP bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled or disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit which is reset by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double buffered register, i.e. it is a two deep FIFO. It is

possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR register. On the detection of the STOP bit of the third byte, if the RCREG register is still full then overrun error bit OERR (RCSTA<1>) will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited, so it is essential to clear error bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set if a stop bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG, will load bits RX9D and FERR with new values, therefore it is essential for the user to read the RCSTA register before reading RCREG register in order not to lose the old FERR and RX9D information.

FIGURE 12-9: USART RECEIVE BLOCK DIAGRAM



# FIGURE 12-10: ASYNCHRONOUS RECEPTION



# PIC16C7X

Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 12.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC, and setting bit SPEN.
- If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. Enable the reception by setting bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE were set.

- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing enable bit CREN.

### TABLE 12-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate (	Generato	r Registe	r					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

### 12.3 USART Synchronous Master Mode

Applicable Devices 70|71|71A|72|73|73A|74|74A

In Master Synchronous mode, the data is transmitted in a half-duplex manner i.e. transmission and reception do not occur at the same time. When transmitting data, the reception is inhibited and vice versa. The synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

# 12.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 12-6. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one Tcycle), the TXREG is empty and an interrupt bit, TXIF (PIR1<4>) is set. The interrupt can be enabled or disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the CK line. Data out is stable around the falling edge of the synchronous clock (Figure 12-11). The transmission can also be started by first loading the TXREG register and then setting bit TXEN. This is advantageous when slow baud rates are selected, since the BRG is kept in reset when bits TXEN, CREN, and SREN are clear. Setting enable bit TXEN will start the BRG, creating a shift clock immediately. Normally when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing enable bit TXEN, during a transmission, will cause the transmission to be aborted and will reset the transmitter. The DT and CK pins will revert to hi-impedance. If either bit CREN or bit SREN are set, during a transmission, the transmission is aborted and the DT pin reverts to a hi-impedance state (for a reception). The CK pin will remain an output if bit CSRC is set (internal clock). The transmitter logic however is not reset although it is disconnected from the pins. In order to reset the transmitter, the user has to clear bit TXEN. If bit SREN is set (to interrupt an on-going transmission and receive a single word), then after the single word is received, bit SREN will be cleared and the serial port will revert back to transmitting since bit TXEN is still set. The DT line will immediately switch from hi-impedance receive mode to transmit and start driving. To avoid this, bit TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG can result in an immediate transfer of the data to the TSR register (if the TSR is empty). If the TSR was empty and the TXREG was written before writing the "new" TX9D, the "present" value of bit TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 12.1).
- Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, then set enable bit
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.


TABLE 12-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generat	or Regis	ter					0000 0000	0000 0000


Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Master Transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

# FIGURE 12-11: SYNCHRONOUS TRANSMISSION



# FIGURE 12-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



# 12.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>) or enable bit CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set then CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit which is reset by the hardware. In this case it is reset when the RCREG register has been read and is empty. The RCREG is a double buffered register, i.e. it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full then overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, so

it is essential to clear bit OERR if it is set. The 9th receive bit is buffered the same way as the receive data. Reading the RCREG register, will load bit RX9D with a new value, therefore it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old RX9D information.

Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. (Section 12.1)
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing bit CREN.

TABLE 12-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Master Reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

# PIC16C7X

# FIGURE 12-13: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)



### 12.4 <u>USART Synchronous Slave Mode</u>

Applicable Devices 70|71|71A|72|73|73A|74|74A

Synchronous slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in the master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

# 12.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- Enable the transmission by setting enable bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Start transmission by loading data to the TXREG register.

# 12.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the synchronous master and slave modes is identical except in the case of the SLEEP mode. Also, bit SREN is a don't care in slave mode.

If receive is enabled, by setting bit CREN, prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- If interrupts are desired, then set enable bit RCIE.
- 3. If 9-bit reception is desired, then set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing bit CREN.

# TABLE 12-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

### TABLE 12-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

## 13.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

| Applicable Devices | 70 | 71 | 71 A | 72 | 73 | 73 A | 74 | 74 A |

The analog-to-digital (A/D) converter module has four analog inputs for the PIC16C70/71/71A, five inputs for the PIC16C72/73/73A, and eight for the PIC16C74/74A.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number (refer to Application Note AN546 for use of A/D Converter). The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD)

or the voltage level on the RA3/AN3/VREF pin. The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode.

The A/D module has three registers. These registers are:

- A/D Result Register (ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Figure 13-1 and Figure 13-2, controls the operation of the A/D module. The ADCON1 register, shown in Figure 13-3 and Figure 13-4, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or as digital I/O.

#### FIGURE 13-1: ADCON0 REGISTER, PIC16C70/71/71A (ADDRESS 08h)

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ADCS1	ADCS0	(1)	CHS1	CHS0	GO/DONE	ADIF	ADON	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7-6:	00 = Foso 01 = Foso 10 = Foso	c/8						
bit 5:	Unimpler	<b>nented</b> : Re	ad as '0'.					
bit 4-3:	00 = char 01 = char 10 = char	IS0: Analog nnel 0, (RA0 nnel 1, (RA2 nnel 2, (RA2 nnel 3, (RA3	D/AN0) 1/AN1) 2/AN2)	Select bits				
bit 2:	GO/DON	E: A/D Con	version Sta	atus bit				
		onversion in onversion r			nis bit starts th bit is automa			vare when the A/D conver-
bit 1:	1 = conve	O Conversion is conversion is not conversion.	mplete (mu	•	t Flag bit red in softwar	re)		
bit 0:		onverter mo			consumes no	operating o	current	
Note 1:		DCON0 is a		Purpose R	R/W bit for the	PIC16C71	only. For t	he PIC16C70/71A, this bi

#### FIGURE 13-2: ADCON0 REGISTER, PIC16C72/73/73A/74/74A (ADDRESS 1Fh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	R = Readable bit
bit7							bit0	W = Writable bit
								U = Unimplemented bit,
								read as '0'
								- n = Value at POR reset
bit 7-6:			D Conver	sion Clock	Select bits			
	00 = Foso							
	01 = Foso							
	10 = Foso	-,	rivad fram	an RC os	cillation)			
		`			,			
bit 5-3:	CHS2:CH		•	el Select bi	its			
	000 = cha	, ,	,					
	001 = cha							
	010 = cha							
	011 = cha		,					
	100 = cha	annel 4, (F	RA5/AN4)					

111 = channel 7, (RE2/AN7)
bit 2: **GO/DONE:** A/D Conversion Status bit

101 = channel 5, (RE0/AN5) 110 = channel 6, (RE1/AN6)

If ADON = 1

1 = A/D conversion in progress (setting this bit starts the A/D conversion)

0 = A/D conversion not in progress (This bit is automatically cleared by hardware when the A/D conversion is complete)

is complete)

bit 1: **Unimplemented**: Read as '0'

bit 0: ADON: A/D On bit

1 = A/D converter module is operating

0 = A/D converter module is shutoff and consumes no operating current

#### FIGURE 13-3: ADCON1 REGISTER FOR PIC16C70/71/71A (ADDRESS 88h)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
_		_	_	_	_	PCFG1	PCFG0	R = Readable bit
bit7					•		bit0	W = Writable bit
								U = Unimplemented
								bit, read as '0'
								- n =Value at POR reset
bit 7-2:	Unimplei	mented: Re	ead as '0'					

bit 7-2: Unimplemented: Read as 0

bit 1-0: **PCFG1:PCFG0**: A/D Port Configuration Control bits

PCFG1:PCFG0	RA1 & RA0	RA2	RA3	<b>V</b> REF
00	Α	Α	Α	VDD
01	Α	Α	VREF	RA3
10	Α	D	D	VDD
11	D	D	D	Vdd

A = Analog input

D = Digital I/O

#### FIGURE 13-4: ADCON1 REGISTER, PIC16C72/73/73A/74/74A (ADDRESS 9Fh)

 U-0
 U-0
 U-0
 U-0
 R/W-0
 R/W-0
 R/W-0

 —
 —
 —
 —
 PCFG2
 PCFG1
 PCFG0

 bit7
 bit0

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR reset

bit 7-3: Unimplemented: Read as '0'

bit 2-0: PCFG2:PCFG0: A/D Port Configuration Control bits

PCFG2:PCFG0	RA0	RA1	RA2	RA5	RA3	RE0	RE1	RE2	<b>V</b> REF
000	Α	Α	Α	Α	Α	Α	Α	Α	VDD
001	Α	Α	Α	Α	VREF	Α	Α	Α	RA3
010	Α	Α	Α	Α	Α	D	D	D	VDD
011	Α	Α	Α	Α	VREF	D	D	D	RA3
100	Α	Α	D	D	Α	D	D	D	VDD
101	Α	Α	D	D	VREF	D	D	D	RA3
11x	D	D	D	D	D	D	D	D	_

A = Analog input

D = Digital I/O

### PIC16C7X


The ADRES register contains the result of the A/D conversion. When the A/D conversion is completed, the result is loaded into the ADRES register, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit ADIF is set. The block diagrams of the A/D module are shown in Figure 13-5 and Figure 13-6.

After the A/D module has been configured as desired, the selected channel must be sampled before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine sample time, see Section 13.1. After this sample time has elapsed the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
  - Configure analog pins / voltage reference / and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ADCON0)
  - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
  - · Clear ADIF bit
  - · Set ADIE bit
  - · Set GIE bit

- 3. Wait the required sampling time.
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
  - Polling for the GO/DONE bit to be cleared OR
  - · Waiting for the A/D interrupt
- Read A/D Result register (ADRES), clear bit ADIF if required.
- For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next sampling starts.

FIGURE 13-5: A/D BLOCK DIAGRAM, PIC16C70/71/71A






FIGURE 13-6: A/D BLOCK DIAGRAM, PIC16C72/73/73A/74/74A

#### 13.1 A/D Sampling Requirements

Applicable Devices

70 71 71A 72 73 73A 74 74A

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 13-7. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 13-7. The maximum recommended impedance for analog sources is 10 k $\Omega$ . After the analog input channel is selected (changed) this sampling must be done before the conversion can be started.

To calculate the minimum sampling time, Equation 13-1 may be used. This equation assumes that 1/2 LSb error is used (512 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

### EQUATION 13-1: A/D MINIMUM CHARGING TIME

 $V \\ \text{HOLD} = \left( V \\ \text{REF - (VREF/512)} \right) \\ \bullet \\ \left( 1 - e^{\left( - T \\ \text{C/CHOLD}(R \\ \text{IC + RSS + RS)} \right)} \right) \\$ 

 $Tc = -(51.2 pF)(1 k\Omega + Rss + Rs) ln(1/511)$ 

Example 13-1 shows the calculation of the minimum required sample time TSMP. This calculation is based on the following system assumptions.

 $Rs = 10 \text{ k}\Omega$ 

1/2 LSb error

 $VDD = 5V \rightarrow Rss = 7 \text{ k}\Omega$ 

Temp (system max.) = 50°C

VHOLD = 0 @ t = 0

# Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

**Note 2:** The charge holding capacitor (CHOLD) is not discharged after each conversion.

Note 3: The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin leakage specification.

Note 4: After a conversion has completed, a 2.0 TAD delay must complete before sampling can begin again. During this time the holding capacitor is not connected to the selected A/D input channel.

# EXAMPLE 13-1: CALCULATING THE MINIMUM REQUIRED SAMPLETIME

TSMP = Amplifier Settling Time +

Holding Capacitor Charging Time +

Temperature Coefficient

TSMP =  $5 \mu s + Tc + [(Temp - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$ 

Tc = -CHOLD (Ric + Rss + Rs) In(1/512)

 $-51.2 \text{ pF} (1 \text{ k}\Omega + 7 \text{ k}\Omega + 10 \text{ k}\Omega) \ln(0.0020)$ 

-51.2 pF (18 kΩ) ln(0.0020)

-0.921 μs (-6.2146)


5.724 µs

TSMP =  $5 \mu s + 5.724 \mu s + [(50^{\circ}C - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$ 

10.724 μs + 1.25 μs

11.974 µs

#### FIGURE 13-7: ANALOG INPUT MODEL



#### 13.2 <u>Selecting the A/D Conversion Clock</u>

Applicable Devices 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.5 TAD per 8-bit conversion. The source of the A/D conversion clock is software selected. The four possible options for TAD are:

- 2Tosc
- 8Tosc
- 32Tosc
- · Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of:

2.0 us for the PIC16C71

1.6 µs for all other PIC16C7X devices

Table 13-2 and Table 13-1 show the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

#### 13.3 Configuring Analog Port Pins

Applicable Devices
70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

The ADCON1, TRISA, and TRISE registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channel will read as cleared (a low level). Pins configured as digital inputs, will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
- Note 2: Analog levels on any pin that is defined as a digital input (including the AN7:AN0 pins), may cause the input buffer to consume current that is out of the devices specification.

TABLE 13-1: TAD vs. DEVICE OPERATING FREQUENCIES, PIC16C71

AD Cloc	k Source (TAD)	Device Frequency									
Operation	ADCS1:ADCS0	20 MHz	16 MHz	4 MHz	1 MHz	333.33 kHz					
2Tosc	00	100 ns <sup>(2)</sup>	125 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs	6 μs					
8Tosc	01	400 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs	8.0 µs	24 μs <sup>(3)</sup>					
32Tosc	10	1.6 μs <sup>(2)</sup>	2.0 μs	8.0 µs	32.0 μs <sup>(3)</sup>	96 μs <sup>(3)</sup>					
RC	11	2 - 6 μs <sup>(1,4)</sup>	2 - 6 μs <sup>(1,4)</sup>	2 - 6 μs <sup>(1,4)</sup>	2 - 6 μs <sup>(1)</sup>	2 - 6 μs <sup>(1)</sup>					

- Note 1: The RC source has a typical TAD time of 4  $\mu$ s.
  - 2: These values violate the minimum required TAD time.
  - 3: For faster conversion times, the selection of another clock source is recommended.
  - 4: While in RC mode, with device frequency above 1 MHz, conversion accuracy is out of specification.

TABLE 13-2: TAD vs. DEVICE OPERATING FREQUENCIES, PIC16C70/71A/72/73/73A/74/74A

AD Clock S	ource (TAD)		Device Frequency							
Operation	ADCS1:ADCS0	20 MHz	5 MHz	1.25 MHz	333.33 kHz					
2Tosc	00	100 ns <sup>(2)</sup>	400 ns <sup>(2)</sup>	1.6 μs	6 μs					
8Tosc	01	400 ns <sup>(2)</sup>	1.6 µs	6.4 μs	24 μs <sup>(3)</sup>					
32Tosc	10	1.6 µs	6.4 μs	25.6 μs <sup>(3)</sup>	96 μs <sup>(3)</sup>					
RC	11	2 - 6 μs <sup>(1,4)</sup>	2 - 6 μs <sup>(1,4)</sup>	2 - 6 μs <sup>(1,4)</sup>	2 - 6 μs <sup>(1)</sup>					

- Note 1: The RC source has a typical TAD time of  $4 \mu s$ .
  - 2: These values violate the minimum required TAD time.
  - 3: For faster conversion times, the selection of another clock source is recommended.
  - 4: While in RC mode, with device frequency above 1 MHz, conversion accuracy is out of specification.

#### 13.4 A/D Conversions

Applicable Devices 70|71|71A|72|73|73A|74|74A

Example 13-2 and Example 13-3 show how to perform an A/D conversion. The RA pins are configured as analog inputs. The analog reference (VREF) is the device VDD. The A/D interrupt is enabled, and the A/D conversion clock is FRC. The conversion is performed on the RAO channel.

**Note:** The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The ADRES register will NOT be updated with the partially completed A/D conversion sample. That is, the ADRES register will continue to contain the value of the last completed conversion (or the last value written to the ADRES register). After the A/D conversion is aborted, a 2TAD wait is required before the next sampling is started. After this 2TAD wait, sampling is automatically started on the selected channel.

#### EXAMPLE 13-2: DOING AN A/D CONVERSION (PIC16C70/71/71A)

```
STATUS, RPO
  BSF
                              ; Select Page 1
  CLRF
          ADCON1
                              ; Configure A/D inputs
  BCF
          STATUS, RPO
                              ; Select Page 0
  MOVLW
          0xC1
                              ; RC Clock, A/D is on, Channel 0 is selected
  MOVWF
          ADCON0
  BSF
          INTCON, ADIE
                              ; Enable A/D Interrupt
          INTCON, GIE
                              ; Enable all interrupts
Ensure that the required sampling time for the selected input channel has elapsed.
Then the conversion may be started.
                               ; Start A/D Conversion
  BSF
          ADCONO, GO
                               ; The ADIF bit will be set and the GO/DONE bit
    :
                               ; is cleared upon completion of the A/D Conversion.
```

#### EXAMPLE 13-3: DOING AN A/D CONVERSION (PIC16C72/73/73A/74/74A)

```
BSF
          STATUS, RP0
                              ; Select Page 1
  CLRF
          ADCON1
                              ; Configure A/D inputs
  BSF
          PIE1, ADIE
                              ; Enable A/D interrupts
  BCF
          STATUS, RP0
                              ; Select Page 0
                              ; RC Clock, A/D is on, Channel 0 is selected
  MOVLW
          0xC1
  MOVWF
          ADCON0
  BCF
          PIR1. ADIF
                              ; Clear A/D interrupt flag bit
                              ; Enable peripheral interrupts
          INTCON, PEIE
  BSF
          INTCON, GIE
                              ; Enable all interrupts
Ensure that the required sampling time for the selected input channel has elapsed.
Then the conversion may be started.
                               ; Start A/D Conversion
  BSF
          ADCONO, GO
                               ; The ADIF bit will be set and the GO/DONE bit
    :
    :
                               ; is cleared upon completion of the A/D Conversion.
```

### 13.4.1 FASTER CONVERSION - LOWER RESOLUTION TRADE-OFF

Not all applications require a result with 8-bits of resolution, but may instead require a faster conversion time. The A/D module allows users to make the tradeoff of conversion speed to resolution. Regardless of the resolution required, the sampling time is the same. To speed up the conversion, the clock source of the A/D module may be switched so that the TAD time violates the minimum specified time (see the applicable electrical specification). Once the TAD time violates the minimum specified time, all the following A/D result bits are not valid (see A/D Conversion Timing in the Electrical Specifications section.) The clock sources may only be switched between the three oscillator versions (cannot be switched from/to RC). The equation to determine the time before the oscillator can be switched is as follows:

Conversion time =  $2TAD + N \cdot TAD + (8 - N)(2TOSC)$ Where: N = number of bits of resolution required. Since the TAD is based from the device oscillator, the user must use some method (a timer, software loop, etc.) to determine when the A/D oscillator may be changed. Example 13-4 shows a comparison of time required for a conversion with 4-bits of resolution, versus the 8-bit resolution conversion. The example is for devices operating at 20 MHz and 16 MHz (The A/D clock is programmed for 32Tosc), and assumes that immediately after 6TAD, the A/D clock is programmed for 2Tosc.

The 2Tosc violates the minimum TAD time since the last 4-bits will not be converted to correct values.

#### **EXAMPLE 13-4: 4-BIT vs. 8-BIT CONVERSION TIMES**

	- (2011.)(1)	Resolution		
	Freq. (MHz) <sup>(1)</sup>	4-bit	8-bit	
TAD	20	1.6 μs	1.6 μs	
	16	2.0 μs	2.0 μs	
Tosc	20	50 ns	50 ns	
	16	62.5 ns	62.5 ns	
2TAD + N•TAD + (8 - N)(2TOSC)	20	10 μs	16 µs	
	16	12.5 μs	20 μs	

Note 1: The PIC16C71 has a minimum TAD time of 2.0 μs.
All other PIC16C7X devices have a minimum TAD time of 1.6 μs.

#### 13.5 A/D Operation During Sleep

**Applicable Devices** 

70 71 71A 72 73 73A 74 74A

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed the  $GO/\overline{DONE}$  bit will be cleared, and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from SLEEP. If the A/D interrupt is not enabled, the A/D module will then be turned off, although the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note:

For the A/D module to operate in SLEEP, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To perform an A/D conversion in SLEEP, the  $GO/\overline{DONE}$  bit must be set, followed by the SLEEP instruction.

#### 13.6 A/D Accuracy/Error

**Applicable Devices** 

70 71 71A 72 73 73A 74 74A

The overall accuracy of the A/D is less than  $\pm$  1 LSb for VDD =  $5V \pm 10\%$  and the analog VREF = VDD. This overall accuracy includes offset error, full scale error, and integral error. The A/D converter is guaranteed to be monotonic. The resolution and accuracy may be less when either the analog reference (VDD) is less than 5.0V or when the analog reference (VREF) is less than VDD.

The maximum pin leakage current is  $\pm$  5  $\mu$ A.

In systems where the device frequency is low, use of the A/D RC clock derived from the device oscillator, is preferred. At moderate to high frequencies, TAD should be derived from the device oscillator. TAD must not violate the minimum and should be  $\leq 8~\mu s$  for preferred operation. This is because TAD, when derived from Tosc, is kept away from on-chip phase clock transitions. This reduces, to a large extent, the effects of digital switching noise. This is not possible with the RC derived clock. The loss of accuracy due to digital switching noise can be significant if many I/O pins are active.

In systems where the device will enter SLEEP mode after the start of the A/D conversion, the RC clock source selection is required. In this mode, the digital noise from the modules in SLEEP are stopped. This method gives high accuracy.

#### 13.7 Effects of a RESET

Applicable Devices

70 71 71A 72 73 73A 74 74A

A device reset forces all registers to their reset state. This forces the A/D module to be turned off, and any conversion is aborted. The value that is in the ADRES register is not modified for a Power-on Reset. The ADRES register will contain unknown data after a Power-on Reset.

#### 13.8 Use of the CCP Trigger

**Applicable Devices** 

70 71 71A 72 73 73A 74 74A

**Note:** In the PIC16C72 the "special event trigger" is implemented in the CCP1 module.

An A/D conversion can be started by the "special event trigger" of the CCP2 module (CCP1 on the PIC16C72 only). This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion, and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D sampling period with minimal software overhead (moving the ADRES to the desired location). The appropriate analog input channel must be selected and the minimum sampling done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 counter.

#### 13.9 **Connection Considerations**

**Applicable Devices** 70 71 71A 72 73 73A 74 74A

If the input voltage exceeds the rail values (Vss or VDD) by greater than 0.2V, then the accuracy of the conversion is out of specification.

Note: For the PIC16C70/71/71A. care must be taken when using the RA0 pin in A/D conversions due to its proximity to the OSC1 pin.

An external RC filter is sometimes added for anti-aliasing of the input signal. The R component should be selected to ensure that the total source impedance is kept under the 10 k $\Omega$  recommended specification. Any external components connected (via hi-impedance) to an analog input pin (capacitor, zener diode, etc.) should have very little leakage current at the pin.

#### 13.10 **Transfer Function**

**Applicable Devices** 70 71 71A 72 73 73A 74 74A

The ideal transfer function of the A/D converter is as follows: the first transition occurs when the analog input voltage (VAIN) is 1 LSb (or Analog VREF / 256) (Figure 13-8).

FIGURE 13-8: A/D TRANSFER FUNCTION




FIGURE 13-9: FLOWCHART OF A/D OPERATION




TABLE 13-3: SUMMARY OF A/D REGISTERS, PIC16C70/71/71A

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other Resets
0Bh/8Bh	INTCON	GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
89h	ADRES	A/D Res	ult Regist	er						xxxx xxxx	uuuu uuuu
08h	ADCON0	ADCS1	ADCS0	_	CHS1	CHS0	GO/DONE	ADIF	ADON	00-0 0000	00-0 0000
88h	ADCON1	_	_	_	_	_	_	PCFG1	PCFG0	00	00
05h	PORTA	_	_	_	RA4	RA3	RA2	RA1	RA0	x xxxx	u uuuu
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D conversion.

TABLE 13-4: SUMMARY OF A/D REGISTERS, PIC16C72

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other Resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	_	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
1Eh	ADRES	A/D Res	sult Regis	ter						xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0
9Fh	ADCON1	_		_	_	_	PCFG2	PCFG1	PCFG0	000	000
05h	PORTA			RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
85h	TRISA			TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D conversion.

TABLE 13-5: SUMMARY OF A/D REGISTERS, PIC16C73/73A/74/74A

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR BOR	Value on all other Resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
0Dh	PIR2	_	_	_	_	_	_	_	CCP2IF	0	0
8Dh	PIE2	_	_	_	_	_	_	_	CCP2IE	0	0
1Eh	ADRES	A/D Resu	ılt Registe	er						xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0
9Fh	ADCON1	_	_	_	_	_	PCFG2	PCFG1	PCFG0	000	000
05h	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
85h	TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
09h	PORTE		_	_	_	_	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	0000 -111	0000 -111

 $\label{eq:local_equation} \textbf{Legend:} \quad \textbf{x} = \textbf{unknown}, \ \textbf{u} = \textbf{unchanged}, \ \textbf{-} = \textbf{unimplemented read as '0'}. \ \textbf{Shaded cells are not used for A/D conversion}.$ 

Note 1: Bits PSPIE and PSPIF are reserved on the PIC6C73/73A, always maintain these bits clear.

### 14.0 SPECIAL FEATURES OF THE CPU

| Applicable Devices | 70 | 71 | 71 A | 72 | 73 | 73 A | 74 | 74 A

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real-time applications. The PIC16CXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- · OSC selection
- Reset
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code protection
- ID locations
- · In-circuit serial programming

The PIC16CXX has a Watchdog Timer which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only,

designed to keep the part in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.


#### 14.1 Configuration Bits

Applicable Devices 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

#### FIGURE 14-1: CONFIGURATION WORD FOR PIC16C71




© 1995 Microchip Technology Inc.

#### FIGURE 14-2: CONFIGURATION WORD FOR PIC16C70/71A

CP0 CP0 CP0 CP0 CP0 CP0 CP0 BODEN CP0 CP0 PWRTE WDTE F0SC1 F0SC0 Register: **CONFIG** Address 2007h bit13 bit 13-7 CP0: Code protection bits (2) 5-4: 1 = Code protection off 0 = All memory is code protected, but 00h - 3Fh is writable **BODEN**: Brown-out Reset Enable bit (1) bit 6: 1 = BOR enabled 0 = BOR disabled PWRTE: Power-up Timer Enable bit (1) bit 3: 1 = PWRT disabled 0 = PWRT enabled WDTE: Watchdog Timer Enable bit bit 2: 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. 2: All of the CP0 bits have to be given the same value to enable the code protection scheme listed.

#### FIGURE 14-3: CONFIGURATION WORD FOR PIC16C73/74



#### FIGURE 14-4: CONFIGURATION WORD FOR PIC16C72/73A/74A

BODEN CP0 CP1 CP0 CP1 CP0 CP1 CP0 PWRTE WDTE F0SC1 F0SC0 Register: **CONFIG** Address 2007h bit13 bit0 bit 13-8 CP1:CP0: Code Protection bits (2) 5-4: 11 = Code protection off 10 = Upper half of program memory code protected 01 = Upper 3/4th of program memory code protected 00 = All memory is code protected Unimplemented: Read as '1' bit 7: BODEN: Brown-out Reset Enable bit (1) bit 6: 1 = BOR enabled 0 = BOR disabled **PWRTE**: Power-up Timer Enable bit (1) bit 3: 1 = PWRT disabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. 2: All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.

#### 14.2 Oscillator Configurations

Applicable Devices | 70 | 71 | 71 A | 72 | 73 | 73 A | 74 | 74 A

#### 14.2.1 OSCILLATOR TYPES

The PIC16CXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

LP Low Power Crystal

XT Crystal/Resonator


HS High Speed Crystal/Resonator

RC Resistor/Capacitor

### 14.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 14-5). The PIC16CXX Oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 14-6).

# FIGURE 14-5: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)



See Table 14-1, Table 14-2, Table 14-3 and Table 14-4 for recommended values of C1 and C2.

Note 1: A series resistor may be required for AT strip cut crystals.

2: For the PIC16C70/71/71A the buffer is on the OSC2 pin, all other devices have the buffer on the OSC1 pin.

# FIGURE 14-6: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 14-1: CERAMIC RESONATORS PIC16C71

Ranges Tested:										
Mode	Freq	OSC1	OSC2							
XT	455 kHz	47 - 100 pF	47 - 100 pF							
	2.0 MHz	15 - 68 pF	15 - 68 pF							
	4.0 MHz	15 - 68 pF	15 - 68 pF							
HS	8.0 MHz	15 - 68 pF	15 - 68 pF							
	16.0 MHz	10 - 47 pF	10 - 47 pF							
the High tor b ues	ommended value ranges tested tab ner capacitance in out also increases are for design gu nator has its own	le. creases the sta the start-up tim idance only. Sir	ability of oscilla- ne. These val- nce each							
	uld consult the rest ropriate values of									
Resonator		OMOTHAI COMP	Zilolito.							
455 kHz Panasonic EFO-A455K04B ± 0.3%										
2.0 MHz	± 0.5%									
4.0 MHz Murata Erie CSA4.00MG ± 0.5%										
8.0 MHz	8.0 MHz Murata Erie CSA8.00MT ± 0.5%									
16.0 MHz	Murata Erie CS	SA16.00MX	± 0.5%							

TABLE 14-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR FOR PIC16C71

All resonators used did not have built-in capacitors.

Mode	Freq	OSC1	OSC2
LP	32 kHz	33 - 68 pF	33 - 68 pF
	200 kHz	15 - 47 pF	15 - 47 pF
XT	100 kHz	47 - 100 pF	47 - 100 pF
	500 kHz	20 - 68 pF	20 - 68 pF
	1 MHz	15 - 68 pF	15 - 68 pF
	2 MHz	15 - 47 pF	15 - 47 pF
	4 MHz	15 - 33 pF	15 - 33 pF
HS	8 MHz	15 - 47 pF	15 - 47 pF
	20 MHz	15 - 47 pF	15 - 47 pF

Note: Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

TABLE 14-3: CERAMIC RESONATORS
PIC16C70/71A/72/73/73A/74/
74A

Ranges Te	Ranges Tested:									
Mode	Freq	OSC1	OSC2							
XT	455 kHz	68 - 100 pF	68 - <u>/100 p</u> F							
	2.0 MHz	15 - 68 pF	15-68 pE							
	4.0 MHz	15 - 68 pF <	15-68 pF							
HS	8.0 MHz	10 - 68 pF	10 568 pF							
	16.0 MHz	10 - 22 pF \\	10) - 22 pF							
Note: Red the	commended valu	ues of C1 and C2	are identical to							
Higi	her capacitancę	increases the sta	bility of oscil-							
		ises the start-up ti								
valu	ies are for design	in guidance only.	Since each							
		vn characteristics, resonator manufac								
ann	ropriate values	of external compo	nents							
Resonato	// • • • • • • • • • • • • • • • • • •	or external compo	TIOTIC.							
455 kHz)	Panasonic E	FO-A455K04B	± 0.3%							
2.0 MHz	Murata Erie (	CSA2.00MG	± 0.5%							
4.0 MHZ	Murata Erie	CSA4.00MG	± 0.5%							
8.0 MHz	Murata Erie (	CSA8.00MT	± 0.5%							
16.0 MHz	Murata Erie (	CSA16.00MX	± 0.5%							
All reso	onators used did	d not have built-in	capacitors.							

TABLE 14-4: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR FOR PIC16C70/71A/72/73/73A/ 74/74A

Mode	Freq	OSC1	osc <sub>2</sub> \
LP	32 kHz <sup>(1)</sup>	15 - 47 pF	15 - 47 pF
	200 kHz	15 - 33 pF	15-33 pF
XT	100 kHz	47 - 100 pF	47 - 100 pF
	500 kHz	20 - 68 pF \`	20,-68 pF
	1 MHz	15 - 68�F \	15 - 68 pF
	2 MHz	15-47.pF	<sup>∨</sup> 15 - 47 pF
	4 MHz	15-33 PF	15 - 33 pF
HS	8 MHz	1,5 - 47 pF	15 - 47 pF
	20 MHz 🤇	15-47 pF	15 - 47 pF

ote: Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in NS mode as well as XT mode to avoid evendriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

1: For VDD > 4.5V, C1 = C2  $\approx$  30 pF is recommended.

### 14.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with series resonance, or one with parallel resonance.

Figure 14-7 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k $\Omega$  resistor provides the negative feedback for stability. The 10 k $\Omega$  potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 14-7: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 14-8 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 k $\Omega$  resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 14-8: EXTERNAL SERIES
RESONANT CRYSTAL
OSCILLATOR CIRCUIT



#### 14.2.4 RC OSCILLATOR

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 14-9 shows how the R/C combination is connected to the PIC16CXX. For Rext values below 2.2 k $\Omega$ , the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g. 1 M $\Omega$ ), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 3 k $\Omega$  and 100 k $\Omega$ .


Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See characterization data for desired device for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See characterization data for desired device for variation of oscillator frequency due to VDD for given Rext/ Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 3-5 for waveform).

FIGURE 14-9: RC OSCILLATOR MODE



#### 14.3 Reset

Applicable Devices 70|71|71A|72|73|73A|74|74A

The PIC16CXX differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- MCLR reset during SLEEP
- · WDT Reset (normal operation)
- Brown-out Reset (BOR) (PIC16C70/71A/72/73A/ 74A only)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-on Reset (POR), on the  $\overline{\text{MCLR}}$  and WDT Reset, on  $\overline{\text{MCLR}}$  reset during SLEEP, and Brownout Reset (BOR). They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation. The  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are set or cleared differently in different reset situations as indicated in


Table 14-7 and Table 14-8. These bits are used in software to determine the nature of the reset. See Table 14-10 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 14-10.

The PIC16C70/71A/72/73A/74A have a  $\overline{\text{MCLR}}$  noise filter in the  $\overline{\text{MCLR}}$  reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive  $\overline{\text{MCLR}}$  pin low.

#### FIGURE 14-10: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



# 14.4 Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST), Brown-out Reset (BOR)

Applicable Devices 70 | 71 | 71 A | 72 | 73 | 73 A | 74 | 74 A

#### 14.4.1 POWER-ON RESET (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.5V - 2.1V). To take advantage of the POR, just tie the  $\overline{MCLR}$  pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Electrical Specifications for details.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, ...) must be meet to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

For additional information, refer to Application Note AN607, "Power-up Trouble Shooting."

#### 14.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only, from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip and due to VDD, temperature, and process variation. See DC parameters for details.

#### 14.4.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.


The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

#### 14.4.4 BROWN-OUT RESET (BOR)

Applicable Devices
70 71 71A 72 73 73A 74 74A

A configuration bit, BODEN, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below 4.0V (3.8V - 4.2V range) for greater than parameter #35, the brown-out situation will reset the chip. A reset may not occur if VDD falls below 4.0V for less than parameter #35. The chip will remain in Brown-out Reset until VDD rises above BVDD. The Power-up Timer will now be invoked and will keep the chip in RESET an additional 72 ms. If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute a 72 ms reset. The Power-up Timer should always be enabled when Brown-out Reset is enabled. Figure 14-11 shows typical brown-out situations.

#### FIGURE 14-11: BROWN-OUT SITUATIONS



#### 14.4.5 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First PWRT time-out is invoked after the POR time delay has expired. Then OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 14-12, Figure 14-13, and Figure 14-14 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately (Figure 14-13). This is useful for testing purposes or to synchronize more than one PIC16CXX device operating in parallel.

Table 14-9 shows the reset conditions for some special function registers, while Table 14-10 shows the reset conditions for all the registers.

### 14.4.6 POWER CONTROL/STATUS REGISTER (PCON)

Applicable Devices										
70	71	71A	72	73	73A	74	74A			

The Power Control/Status Register, PCON has up to 2 bits, depending upon the device. Bit0 is not implemented on the PIC16C73 or PIC16C74.

Bit0 is Brown-out Reset Status bit, BOR. Bit BOR is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent resets to see if bit BOR cleared, indicating a BOR occurred. The BOR bit is a "Don't Care" bit and is not necessarily predictable if the Brown-out Reset circuitry is disabled (by clearing bit BODEN in the Configuration Word).

Bit1 is Power-on Reset Status bit POR. It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

TABLE 14-5: TIME-OUT IN VARIOUS SITUATIONS, PIC16C71/73/74

Oscillator Configuration	Powe	Wake-up from SLEEP	
	PWRTE = 1		
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	1024 Tosc
RC	72 ms	_	_

TABLE 14-6: TIME-OUT IN VARIOUS SITUATIONS, PIC16C70/71A/72/73A/74A

Oscillator Configuration	Powe	r-up	Drawn aut	Wake-up from SLEEP		
	PWRTE = 0	PWRTE = 1	Brown-out			
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	72 ms + 1024Tosc	1024Tosc		
RC	72 ms	_	72 ms	_		

TABLE 14-7: STATUS BITS AND THEIR SIGNIFICANCE, PIC16C71/73/74

POR <sup>(1)</sup>	TO	PD	
0	1	1	Power-on Reset
0	0	х	Illegal, TO is set on POR
0	x	0	Illegal, PD is set on POR
1	0	1	WDT Reset
1	0	0	WDT Wake-up
1	1	1	MCLR Reset during normal operation
1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

Note 1: Bit  $\overline{POR}$  is not implemented on the PIC16C71.

TABLE 14-8: STATUS BITS AND THEIR SIGNIFICANCE, PIC16C70/71A/72/73A/74A

POR	BOR	TO	PD	
0	х	1	1	Power-on Reset
0	х	0	х	Illegal, TO is set on POR
0	х	х	0	Illegal, PD is set on POR
1	0	х	х	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	1	1	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

TABLE 14-9: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register PIC16C70/71A	PCON Register PIC16C73/74	PCON Register PIC16C72/73A/74A
Power-on Reset	000h	0001 1xxx	0x	0-	0x
MCLR Reset during normal operation	000h	0001 1uuu	uu	u-	uu
MCLR Reset during SLEEP	000h	0001 0uuu	uu	u-	uu
WDT Reset	000h	0000 1uuu	uu	u-	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu	u-	uu
Brown-out Reset	000h	0001 1uuu	u0	N/A	u0
Interrupt wake-up from SLEEP	PC + 1 <sup>(1)</sup>	uuu1 0uuu	uu	u-	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

**TABLE 14-10: INITIALIZATION CONDITIONS FOR ALL REGISTERS** 

Register	Applicable Devices					evice	S		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt	
W	70	71	71A	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu	
INDF	70	71	71A	72	73	73A	74	74A	N/A	N/A	N/A	
TMR0	70	71	71A	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PCL	70	71	71A	72	73	73A	74	74A	0000h	0000h	PC + 1 <sup>(2)</sup>	
STATUS	70	71	71A	72	73	73A	74	74A	0001 1xxx	000q quuu <mark>(3)</mark>	uuuq quuu(3)	
FSR	70	71	71A	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTA	70	71	71A	72	73	73A	74	74A	x xxxx	u uuuu	u uuuu	
I OKIA	70	71	71A	72	73	73A	74	74A	xx xxxx	uu uuuu	uu uuuu	
PORTB	70	71	71A	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTC	70	71	71A	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTD	70	71	71A	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTE	70	71	71A	72	73	73A	74	74A	xxx	uuu	uuu	
PCLATH	70	71	71A	72	73	73A	74	74A	0 0000	0 0000	u uuuu	
INTCON	70	71	71A	72	73	73A	74	74A	0000 000x	0000 000u	uuuu uuuu <b>(1)</b>	
	70	71	71A	72	73	73A	74	74A	-0 0000	-0 0000	-u uuuu(1)	
PIR1	70	71	71A	72	73	73A	74	74A	-000 0000	-000 0000	-uuu uuuu <b>(1)</b>	
	70	71	71A	72	73	73A	74	74A	0000 0000	0000 0000	uuuu uuuu(1)	
PIR2	70	71	71A	72	73	73A	74	74A	0	0	(1)	
TMR1L	70	71	71A	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TMR1H	70	71	71A	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu	
T1CON	70	71	71A	72	73	73A	74	74A	00 0000	uu uuuu	uu uuuu	

Legend: u = unchanged, x = unknown, -= unimplemented bit, read as '0', <math>q = value depends on condition Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

<sup>2:</sup> When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

<sup>3:</sup> See Table 14-9 for reset value for specific condition.

TABLE 14-10: INITIALIZATION CONDITIONS FOR ALL REGISTERS (Cont.'d)

Register	Applicable Devices						s		Power-on Reset, Brown-out Reset	MCLR F WDT F		Wake- WD Inter	Tor
TMR2	70	71	71A	72	73	73A	74	74A	0000 0000	0000	0000	uuuu	-
T2CON	70	71	71A	72	73	73A	74	74A	-000 0000	-000	0000	-uuu	uuuu
SSPBUF	70	71	71A	72	73	73A	74	74A	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
SSPCON	70	71	71A	72	73	73A	74	74A	0000 0000	0000	0000	uuuu	uuuu
CCPR1L	70	71	71A	72	73	73A	74	74A	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
CCPR1H	70	71	71A	72	73	73A	74	74A	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
CCP1CON	70	71	71A	72	73	73A	74	74A	00 0000	00	0000	uu	uuuu
RCSTA	70	71	71A	72	73	73A	74	74A	0000 -00x	0000	-00x	uuuu	-uuu
TXREG	70	71	71A	72	73	73A	74	74A	0000 0000	0000	0000	uuuu	uuuu
RCREG	70	71	71A	72	73	73A	74	74A	0000 0000	0000	0000	uuuu	uuuu
CCPR2L	70	71	71A	72	73	73A	74	74A	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
CCPR2H	70	71	71A	72	73	73A	74	74A	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
CCP2CON	70	71	71A	72	73	73A	74	74A	0000 0000	0000	0000	uuuu	uuuu
ADRES	70	71	71A	72	73	73A	74	74A	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
ADCON0	70	71	71A	72	73	73A	74	74A	00-0 0000	00-0	0000	uu-u	uuuu
ADCONO	70	71	71A	72	73	73A	74	74A	0000 00-0	0000	00-0	uuuu	uu-u
OPTION	70	71	71A	72	73	73A	74	74A	1111 1111	1111	1111	uuuu	uuuu
TRISA	70	71	71A	72	73	73A	74	74A	1 1111	1	1111	u	uuuu
	70	71	71A	72	73	73A	74	74A	11 1111	11	1111	uu	uuuu
TRISB	70	71	71A	72	73	73A	74	74A	1111 1111	1111	1111	uuuu	uuuu
TRISC	70	71	71A	72	73	73A	74	74A	1111 1111	1111	1111	uuuu	uuuu
TRISD	70	71	71A	72	73	73A	74	74A	1111 1111	1111	1111	uuuu	uuuu
TRISE	70	71	71A	72	73	73A	74	74A	0000 -111	0000	-111	uuuu	-uuu
	70	71	71A	72	73	73A	74	74A	-0 0000	-0	0000	-u	uuuu
PIE1	70	71	71A	72	73	73A	74	74A	-000 0000	-000	0000	-uuu	uuuu
	70	71	71A	72	73	73A	74	74A	0000 0000	0000	0000	uuuu	uuuu
PIE2	70	71	71A	72	73	73A	74	74A	0		0		u
PCON	70	71	71A	72	73	73A	74	74A	0-		u-		u-
	70	71	71A	72	73	73A	74	74A	0u		uu		uu
PR2	70	71	71A	72	73	73A	74	74A	1111 1111	1111	1111	1111	1111
SSPADD	70	71	71A	72	73	73A	74	74A	0000 0000	0000	0000	uuuu	uuuu
SSPSTAT	70	71	71A	72	73	73A	74	74A	00 0000	00	0000	uu	uuuu
TXSTA	70	71	71A	72	73	73A	74	74A	0000 -010	0000	-010	uuuu	-uuu
SPBRG	70	71	71A	72	73	73A	74	74A	0000 0000	0000	0000	uuuu	uuuu
ADCON1	70	71	71A	72	73	73A	74	74A	00		00		uu
	70	71	71A	72	73	73A	74	74A	000		-000		-uuu

Legend: u = unchanged, x = unknown, -= unimplemented bit, read as '0', <math>q = value depends on condition

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

<sup>2:</sup> When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

<sup>3:</sup> See Table 14-9 for reset value for specific condition.

FIGURE 14-12: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1




FIGURE 14-13: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2






FIGURE 14-14: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)




#### FIGURE 14-15: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)




- Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
  - 2:  $R < 40 \text{ k}\Omega$  is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
  - 3:  $R1 = 100\Omega$  to 1 k $\Omega$  will limit any current flowing into  $\overline{MCLR}$  from external capacitor C in the event of  $\overline{MCLR}$ /VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

### FIGURE 14-16: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



- Note 1: This circuit will activate reset when VDD goes below (Vz + 0.7V) where Vz = Zener voltage.
  - 2: Internal brown-out detection on the PIC16C70/71A/72/73A/74A should be disabled when using this circuit.
  - 3: Resistors should be adjusted for the characteristics of the transistor.

### FIGURE 14-17: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



Note 1: This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

- 2: Internal brown-out detection on the PIC16C70/71A/72/73A/74A should be disabled when using this circuit.
- 3: Resistors should be adjusted for the characteristics of the transistor.

#### 14.5 Interrupts

**Applicable Devices** 

70 71 71A 72 73 73A 74 74A

The PIC16C7X family has up to 12 sources of interrupt:

Interrupt Sources		70 71 71A 72 73 73A 74 74A 70 71 71A 72 73 73A 74 74A 70 71 71A 72 73 73A 74 74A							
External interrupt RB0/INT	70	71	71A	72	73	73A	74	74A	
TMR0 overflow interrupt	70	71	71A	72	73	73A	74	74A	
PORTB change interrupts (pins RB7:RB4)	70	71	71A	72	73	73A	74	74A	
A/D Interrupt	70	71	71A	72	73	73A	74	74A	
TMR1 overflow interrupt	70	71	71A	72	73	73A	74	74A	
TMR2 matches period interrupt	70	71	71A	72	73	73A	74	74A	
CCP1 interrupt	70	71	71A	72	73	73A	74	74A	
CCP2 interrupt	70	71	71A	72	73	73A	74	74A	
USART Receive	70	71	71A	72	73	73A	74	74A	
USART Transmit	70	71	71A	72	73	73A	74	74A	
Synchronous serial port interrupt	70	71	71A	72	73	73A	74	74A	
Parallel slave port read/write interrupt	70	71	71A	72	73	73A	74	74A	

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

**Note:** Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 14-22). The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

Note: For the PIC16C71/73/74 only,

If an interrupt occurs while the Global Interrupt Enable (GIE) bit is being cleared, the GIE bit may unintentionally be re-enabled by the user's Interrupt Service Routine (the RETFIE instruction). The events that would cause this to occur are:

- An instruction clears the GIE bit while an interrupt is acknowledged.
- The program branches to the Interrupt vector and executes the Interrupt Service Routine.
- The Interrupt Service Routine completes with the execution of the RET-FIE instruction. This causes the GIE bit to be set (enables interrupts), and the program returns to the instruction after the one which was meant to disable interrupts.

Perform the following to ensure that interrupts are globally disabled:

LOOP BCF INTCON, GIE ; Disable global ; interrupt bit BTFSC INTCON, GIE ; Global interrupt ; disabled?

GOTO LOOP ; NO, try again ; Yes, continue ; with program ; flow

FIGURE 14-18: INTERRUPT LOGIC FOR PIC16C70/71/71A





FIGURE 14-19: INTERRUPT LOGIC FOR PIC16C72



#### FIGURE 14-20: INTERRUPT LOGIC FOR PIC16C73/73A






FIGURE 14-21: INTERRUPT LOGIC FOR PIC16C74/74A



#### FIGURE 14-22: INT PIN INTERRUPT TIMING



#### 14.5.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if bit INTEDG (OPTION<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 14.8 for details on SLEEP mode.

#### 14.5.2 TMR0 INTERRUPT

An overflow (FFh  $\rightarrow$  00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>). (Section 7.0)

#### 14.5.3 PORTB INTCON CHANGE

An input change on PORTB <7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>). (Section 5.2)

Note: For the PIC16C71/73/74 only,

if a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.

#### 14.6 Context Saving During Interrupts

**Applicable Devices** 

70 71 71A 72 73 73A 74 74A

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt i.e., W register and STATUS register. This will have to be implemented in software.

Example 14-1 and Example 14-2 store and restore the STATUS and W registers. For PIC16C72/73/73A/74/74A, the register, W\_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., if W\_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1). For PIC16C70/71/71A, the user register, STATUS\_TEMP, must be defined in bank 0.

The example:

- a) Stores the W register.
- b) Stores the STATUS register in bank 0.
- c) Executes the ISR code.
- d) Restores the STATUS register (and bank select bit).
- e) Restores the W register.

#### EXAMPLE 14-1: SAVING STATUS AND W REGISTERS IN RAM (PIC16C70/71/71A)

```
MOVWF
         W_TEMP
                           ;Copy W to TEMP register, could be bank one or zero
SWAPF
                           ;Swap status to be saved into W
         STATUS, W
MOVWF
         STATUS TEMP
                           ; Save status to bank zero STATUS TEMP register
:
:(ISR)
SWAPF
         STATUS_TEMP, W
                           ;Swap STATUS_TEMP register into W
                           ; (sets bank to original state)
MOVWF
         STATUS
                           ; Move W into STATUS register
                           ;Swap W_TEMP
         W TEMP, F
SWAPF
                           ;Swap W_TEMP into W
SWAPF
         W_TEMP,W
```

#### EXAMPLE 14-2: SAVING STATUS AND W REGISTERS IN RAM (PIC16C72/73/73A/74/74A)

```
MOVWF
         W_TEMP
                           ;Copy W to TEMP register, could be bank one or zero
SWAPF
         STATUS, W
                           ;Swap status to be saved into W
BCF
         STATUS, RP0
                           ; Change to bank zero, regardless of current bank
MOVWF
         STATUS_TEMP
                           ;Save status to bank zero STATUS_TEMP register
:(ISR)
SWAPF
                           ;Swap STATUS_TEMP register into W
         STATUS_TEMP, W
                           ;(sets bank to original state)
                           ; Move W into STATUS register
MOVWF
         STATUS
SWAPF
         W_TEMP, F
                           ;Swap W_TEMP
SWAPF
         W_TEMP,W
                           ;Swap W_TEMP into W
```

#### 14.7 Watchdog Timer (WDT)

Applicable Devices 70|71|71A|72|73|73A|74|74A

The Watchdog Timer is as a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The WDT can be permanently disabled by clearing configuration bit WDTE (Section 14.1).

#### 14.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a

prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

The TO bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

#### 14.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken into account that under worst case conditions (VDD = Min., Temperature = Max., and max. WDT prescaler) it may take several seconds before a WDT time-out occurs.

FIGURE 14-23: WATCHDOG TIMER BLOCK DIAGRAM




FIGURE 14-24: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	(1)	BODEN <sup>(1)</sup>	CP1	CP0	PWRTE <sup>(1)</sup>	WDTE	FOSC1	FOSC0
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Figure 14-1, Figure 14-2, Figure 14-3, and Figure 14-4 for operation of these bits.

#### 14.8 Power-down Mode (SLEEP)

Applicable Devices
| 70 | 71 | 71 A | 72 | 73 | 73 A | 74 | 74 A

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the  $\overline{PD}$  bit (STATUS<3>) is cleared, the  $\overline{TO}$  (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD, or Vss, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D, disable external clocks. Pull all I/O pins, that are hi-impedance inputs, high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

#### 14.8.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- 1. External reset input on MCLR pin.
- Watchdog Timer Wake-up (if WDT was enabled).
- Interrupt from INT pin, RB port change, or some Peripheral Interrupts.

External  $\overline{MCLR}$  Reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The  $\overline{TO}$  and  $\overline{PD}$  bits in the STATUS register can be used to determine the cause of device reset. The  $\overline{PD}$  bit, which is set on

power-up is cleared when SLEEP is invoked. The  $\overline{\text{TO}}$  bit is cleared if WDT time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from SLEEP:

- TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. SSP (Start/Stop) bit detect interrupt.
- SSP transmit or receive in slave mode (SPI/ I<sup>2</sup>C).
- 4. CCP capture mode interrupt.
- 5. Parallel Slave Port read or write.
- 6. A/D conversion (when A/D clock source is RC).
- Special event trigger (Timer1 in asynchronous mode using an external clock).
- 8. USART TX or RX (synchronous slave mode).


Other peripherals can not generate interrupts since during SLEEP, no on-chip Q clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

**Note:** Interrupts that are capable of waking the device from SLEEP will still set the individual flag bits regardless of the state of the global enable bit, GIE.

The WDT is cleared when the device wakes-up from sleep, regardless of the source of wake-up.

#### FIGURE 14-25: WAKE-UP FROM SLEEP THROUGH INTERRUPT



Note 1: XT, HS or LP oscillator mode assumed.

- 2: Tost = 1024Tosc (drawing not to scale) This delay will not be there for RC osc mode.
- 3: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
- 4: CLKOUT is not available in these osc modes, but shown here for timing reference.

#### 14.9 Program Verification/Code Protection

Applicable Devices 70|71|71A|72|73|73A|74|74A

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

**Note:** Microchip does not recommend code protecting windowed devices.

#### 14.10 ID Locations

Applicable Devices

70 71 71A 72 73 73A 74 74A

Four memory locations (2000h - 2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the 4 least significant bits of ID location are used.

#### 14.11 <u>In-Circuit Serial Programming</u>

Applicable Devices


70 71 71A 72 73 73A 74 74A

PIC16CXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a program/verify mode by holding the RB6 and RB7 pins low while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After reset, to place the device into programming/verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C6X/7X Programming Specifications (Literature #DS30228).

FIGURE 14-26: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



### PIC16C7X

**NOTES:** 

#### 15.0 INSTRUCTION SET SUMMARY

Applicable Devices 70|71|71A|72|73|73A|74|74A

Each PIC16CXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 15-2 lists byte-oriented, bit-oriented, and literal and control operations. Table 15-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 15-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$ : store result in W, $d = 1$ : store result in file register f. Default is $d = 1$
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
( )	Contents
$\rightarrow$	Assigned to
<>	Register bit field
€	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu s$ . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu s$ .

Table 15-2 lists the instructions recognized by the MPASM assembler.

Figure 15-1 shows the three general formats that the instructions can have.


**Note:** To maintain upward compatibility with future PIC16CXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

**0xhh** 

where h signifies a hexadecimal digit.

FIGURE 15-1: GENERAL FORMAT FOR INSTRUCTIONS



### PIC16C7X

TABLE 15-2: PIC16CXX INSTRUCTION SET

Mnemonic,		Description	Cycles	14-Bit Opcode			е	Status	Notes
Operands				MSb			LSb	Affected	
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	XXXX	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIENT	ED FIL	E REGISTER OPERATIONS							
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL A	ND CO	NTROL OPERATIONS		1					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO.PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	
		L/O as a state at a second sec					10000		

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

<sup>2:</sup> If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

<sup>3:</sup> If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

#### 15.1 <u>Instruction Descriptions</u>

ADDLW	Add Literal and W						
Syntax:	[ label ] ADDLW k						
Operands:	$0 \le k \le 255$						
Operation:	$(W) + k \to (W)$						
Status Affected:	C, DC, Z						
Encoding:	11 111x kkkk kkkk						
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.						
Words:	1						
Cycles:	1						
Example	ADDLW 0x15						
	Before Instruction  W = 0x10  After Instruction  W = 0x25						

ANDLW	And Literal with W						
Syntax:	[ label ] ANDLW k						
Operands:	$0 \le k \le 255$						
Operation:	(W) .AND. $(k) \rightarrow (W)$						
Status Affected:	Z						
Encoding:	11	1001	kkkk	kkkk			
Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.						
Words:	1						
Cycles:	1						
Example	ANDLW	0x5F					
	After Insti	W =	0xA3 0x03				

ADDWF	Add W and f						
Syntax:	[ label ] ADDWF f,d						
Operands:	$0 \le f \le 127$ $d \in [0,1]$						
Operation:	$(W) + (f) \to (dest)$						
Status Affected:	C, DC, Z						
Encoding:	00	0111	dfff	ffff			
Description:	Add the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.						
Words:	1						
Cycles:	1						
Example	ADDWF	FSR,	0				
		W = FSR =	0x17 0xC2				
		W =	0xD9				

FSR =

0xC2

ANDWF	AND W with f						
Syntax:	[ label ] ANDWF f,d						
Operands:	$0 \le f \le 127$ $d \in [0,1]$						
Operation:	(W) .AND. (f) $\rightarrow$ (dest)						
Status Affected:	Z						
Encoding:	00 0101 dfff ffff						
Description:	AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.						
Words:	1						
Cycles:	1						
Example	ANDWF FSR, 1						
	Before Instruction $W = 0x17$ $FSR = 0xC2$ After Instruction $W = 0x17$ $FSR = 0x02$						

### PIC16C7X

BCF	Bit Clear	f					
Syntax:	[ label ] BCF f,b						
Operands:	$0 \le f \le 127$ $0 \le b \le 7$						
Operation:	$0 \rightarrow (f < b > $	<b>&gt;</b> )					
Status Affected:	None						
Encoding:	01	00bb	bfff	ffff			
Description:	Bit 'b' in re	gister 'f' is	s cleared.				
Words:	1						
Cycles:	1						
Example	BCF	FLAG_	REG, 7				
	Before Instruction  FLAG_REG = 0xC7  After Instruction  FLAG_REG = 0x47						

Syntax:	[ label ] BTFSC f,b							
Operands:	$0 \le f \le 127$ $0 \le b \le 7$							
Operation:	skip if $(f < b >) = 0$							
Status Affected:	None							
Encoding:	01	10bb	bfff	ffff				
Description:	If bit 'b' in register 'f' is '0' then the next instruction is skipped.  If bit 'b' is '0' then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a 2 cycle instruction.							
Words:	1							
Cycles:	1(2)							
Example	HERE FALSE TRUE		FLAG,1 PROCESS_	CODE				
	Before In							
	After Inst	ruction if FLAG<1> PC = 4 if FLAG<1>	·= 0, address T					

Bit Test, Skip if Clear

**BTFSC** 

BSF	Bit Set f						
Syntax:	[ label ] E	[ label ] BSF f,b					
Operands:	$0 \le f \le 127$ $0 \le b \le 7$						
Operation:	$1 \rightarrow (f < b >)$						
Status Affected:	cted: None						
Encoding:	01	01bb	bfff	ffff			
Description:	Bit 'b' in re	gister 'f' is	s set.				
Words:	1						
Cycles:	1						
Example	BSF FLAG_REG, 7						
	Before Instruction FLAG_REG = 0x0A After Instruction						

 $FLAG_REG = 0x8A$ 

**BTFSS** Bit Test f, Skip if Set [ label ] BTFSS f,b Syntax: Operands:  $0 \le f \le 127$  $0 \le b < 7$ Operation: skip if (f < b >) = 1Status Affected: None Encoding: 11bb bfff ffff If bit 'b' in register 'f' is '1' then the next Description: instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a 2 cycle instruction. Words: Cycles: 1(2) Example HERE BTFSC FLAG,1 PROCESS\_CODE FALSE GOTO TRUE Before Instruction PC = address HERE After Instruction if FLAG<1>=0, PC = address FALSE if FLAG<1>=1, PC = address TRUE

**CLRF** Clear f Syntax: [label] CLRF f Operands:  $0 \le f \le 127$ Operation:  $00h \rightarrow (f)$  $1 \rightarrow Z$ Status Affected: Ζ Encoding: 00 0001 1fff ffff The contents of register 'f' are cleared Description: and the Z bit is set. Words: Cycles: 1 Example CLRF FLAG\_REG Before Instruction FLAG\_REG 0x5A After Instruction FLAG\_REG 0x00 Ζ 1

**Call Subroutine** CALL Syntax: [label] CALL k  $0 \le k \le 2047$ Operands: Operation: (PC)+  $1 \rightarrow TOS$ .  $k \rightarrow PC < 10:0>$  $(PCLATH<4:3>) \rightarrow PC<12:11>$ Status Affected: None Encoding: 10 0kkk kkkk kkkk Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded Description: into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two cycle instruction. Words: 1 Cycles: 2 Example HERE CALL THERE Before Instruction PC = Address HERE After Instruction PC = Address THERE TOS = Address HERE+1

**CLRW** Clear W [label] CLRW Syntax: Operands: None Operation:  $00h \rightarrow (W)$  $1 \rightarrow Z$ Status Affected: Ζ 0001 Encoding: 00 0xxxXXXX Description: W register is cleared. Zero bit (Z) is set. Words: 1 Cycles: 1 Example CLRW Before Instruction W = 0x5A After Instruction W 0x00 = Ζ

CLRWDT	Clear Watchdog Timer				
Syntax:	[ label ]	[ label ] CLRWDT			
Operands:	None				
Operation:	00h → WDT 0 → WDT prescaler, 1 → $\overline{\text{TO}}$ 1 → $\overline{\text{PD}}$				
Status Affected:	TO, PD				
Encoding:	00	0000	0110	0100	
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.				
Words:	1				
Cycles:	1				
Example	CLRWDT				
	Before Instruction  WDT counter = ?  After Instruction				
		WDT cou		0x00	
		WDT pres	scaler= -	0	
		PD	=	1	

DECF	Decremen	t f			
Syntax:	[ label ] DECF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	(f) - 1 $\rightarrow$ (d	est)			
Status Affected:	Z				
Encoding:	00	0011	df	ff	ffff
Description:	Decrement r result is stor is 1 the resul 'f'.	egister ed in th t is stor	'f'. If e W ed ba	'd' is ( registe ack in	) the er. If 'd' register
Words:	1				
Cycles:	1				
Example	DECF (	CNT,	1		
	Z After Instru	NT	= = = =	0x01 0 0x00 1	

COMF	Complement f				
Syntax:	[ label ]	COMF	f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	$(\overline{f}) \to (\text{de}$	st)			
Status Affected:	Z				
Encoding:	00	1001	dff	f	ffff
Description:	The conte mented. If W. If 'd' is register 'f'.	'd' is 0 the 1 the resu	e resu	ılt is s	tored in
Words:	1				
Cycles:	1				
Example	COMF	REC	G1,0		
	Before In	REG1	= = = =	0x13 0x13 0xE0	<b>;</b>

DECFSZ	Decrement f, Skip if 0			
Syntax:	[ label ] DECFSZ f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$			
Operation:	(f) - 1 $\rightarrow$ (dest); skip if result = 0			
Status Affected:	None			
Encoding:	00 1011 dfff ffff			
Description:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.			
Words:	1			
Cycles:	1(2)			
Example	HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • •			
	Before Instruction			
	PC = address HERE  After Instruction  CNT = CNT - 1  if CNT = 0,  PC = address CONTINUE  if CNT ≠ 0,  PC = address HERE+1			

GOTO	Unconditional Branch			
Syntax:	[ label ]	GOTO	k	
Operands:	$0 \le k \le 20$	)47		
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> $\rightarrow$ PC<12:11>			1>
Status Affected:	None			
Encoding:	10	1kkk	kkkk	kkkk
Description:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two cycle instruction.			
Words:	1			
Cycles:	2			
Example	GOTO TH	IERE		
	After Inst	ruction PC =	Address	THERE

INCFSZ	Increment f, Skip if 0			
Syntax:	[ label ] INCFSZ f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$			
Operation:	(f) + 1 $\rightarrow$ (dest), skip if result = 0			
Status Affected:	None			
Encoding:	00 1111 dfff ffff			
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.			
Words:	1			
Cycles:	1(2)			
Example	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE • •			
	Before Instruction PC = address HERE  After Instruction CNT = CNT + 1 if CNT= 0, PC = address CONTINUE if CNT≠ 0, PC = address HERE +1			

INCF	Increment f			
Syntax:	[ label ] INCF f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$			
Operation:	$(f) + 1 \rightarrow (dest)$			
Status Affected:	Z			
Encoding:	00 1010 dfff ffff			
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.			
Words:	1			
Cycles:	1			
Example	INCF CNT, 1			
	Before Instruction  CNT = 0xFF  Z = 0  After Instruction			
	CNT = 0x00 7 = 1			

IORLW	Inclusive OR Literal with W			
Syntax:	[ label ] IORLW k			
Operands:	$0 \leq k \leq 255$			
Operation:	(W) .OR. $k \rightarrow$ (W)			
Status Affected:	Z			
Encoding:	11 1000 kkkk kkkk			
Description:	The contents of the W register is OR'ed with the eight bit literal 'k'. The result is placed in the W register.			
Words:	1			
Cycles:	1			
Example	IORLW 0x35			
	Before Instruction  W = 0x9A  After Instruction  W = 0xBF  Z = 1			

IORWF	Inclusive OR W with f				
Syntax:	[ label ]	IORWF	f,c		
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27			
Operation:	(W) .OR.	$\text{(f)}\rightarrow\text{(d)}$	est)		
Status Affected:	Z				
Encoding:	00	0100	dff	f	ffff
Description:	Inclusive C ter 'f'. If 'd' the W regi placed bac	is 0 the rester. If 'd'	esult is 1 t	is pla he re:	ced in
Words:	1				
Cycles:	1				
Example	IORWF		RESU	LT,	0
	After Inst	RESULT W	=	0x13 0x91 0x13 0x93	}

MOVF	Move f			
Syntax:	[ label ]	MOVF	f,d	
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27		
Operation:	$(f) \rightarrow (de)$	st)		
Status Affected:	Z			
Encoding:	00	1000	dfff	ffff
Description:	The conte a destinati tus of d. If ister. If d = register f if file registe affected.	on depend = 0, depend = 0, depend = 1, the dependent = 1	dant upon stination is estination is I is useful t	the sta- W reg- s file to test a
Words:	1			
Cycles:	1			
Example	MOVF	FSR,	0	
			ıe in FSR ւ	egister

MOVLW	Move Literal to W			
Syntax:	[ label ]	MOVLV	/ k	
Operands:	$0 \le k \le 2$	55		
Operation:	$k\to(W)$			
Status Affected:	None			
Encoding:	11	00xx	kkkk	kkkk
Description:	J		k' is loaded ares will as	
Words:	1			
Cycles:	1			
Example	MOVLW	0x5A		
	After Inst	truction W =	0x5A	

MOVWF	Move W to f
Syntax:	[ label ] MOVWF f
Operands:	$0 \le f \le 127$
Operation:	(W)  o (f)
Status Affected:	None
Encoding:	00 0000 lfff ffff
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example	MOVWF OPTION
	Before Instruction OPTION = 0xFF W = 0x4F
	After Instruction  OPTION = 0x4F  W = 0x4F

NOP	No Operation				
Syntax:	[ label ]	NOP			
Operands:	None				
Operation:	No opera	ation			
Status Affected:	None				
Encoding:	00	0000	0xx0	0000	
Description:	No operat	tion.			
Words:	1				
Cycles:	1				
Example	NOP				

RETFIE	Return from Interrupt				
Syntax:	[ label ]	RETFIE			
Operands:	None				
Operation:	$TOS \to F$ $1 \to GIE$	PC,			
Status Affected:	None				
Encoding:	00	0000	0000	1001	
Description:	Return from and Top of the PC. In ting Globa (INTCON-	f Stack (T terrupts a I Interrupt (7>). This	OS) is load re enabled t Enable bi	ded in I by set- t, GIE	
Words:	1				
Cycles:	2				
Example	RETFIE				
		rrupt PC = GIE =	TOS 1		

OPTION	Load Op	tion Reg	gister		
Syntax:	[ label ]	OPTION	1		
Operands:	None				
Operation:	$(W) \rightarrow O$	PTION			
Status Affected:	None				
Encoding:	00	0000	0110	0010	
Description:	The contents of the W register are loaded in the OPTION register. This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a readable/writable register, the user can directly address it.				
Words:	1				
Cycles:	1				
Example					
		re PIC16	rd compa CXX production.	•	

RETLW	Return w	Return with Literal in W				
Syntax:	[ label ]	RETLW	k			
Operands:	$0 \le k \le 25$	55				
Operation:	$k \to (W); \\ TOS \to P$	С				
Status Affected:	None					
Encoding:	11	01xx	kkkk	kkkk		
Description:	The W regi bit literal 'k loaded fror return addi instruction.	'. The pro n the top ress). This	gram coul	nter is ck (the		
Words:	1					
Cycles:	2					
Example	CALL TABLE  • •	;off	contains ta set value now has tak			
ТАВІ	ADDWF PC RETLW k1 RETLW k2  RETLW k2	;Beg ;	offset gin table	è		
	Before In:	struction				
		N =	0x07			
	After Insti		volue of l	.0		
	,	N =	value of k	.ŏ		

RETURN	Return from Subroutine				
Syntax:	[ label ]	RETUR	N		
Operands:	None				
Operation:	$TOS \to PC$				
Status Affected:	None				
Encoding:	00	0000	0000	1000	
Description:		d the top nto the pr	J	k (TOS)	
Words:	1				
Cycles:	2				
Example	RETURN				
	After Inte	rrupt PC =	TOS		

RRF	Rotate Right f	through Carry			
Syntax:	[label] RRF	f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	See description	n below			
Status Affected:	С				
Encoding:	00 1100	dfff ffff			
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.				
	<b>C</b> →	Register f			
Words:	1				
Cycles:	1				
Example	RRF	REG1,0			
	Before Instructi	ion			
	REG1	= 1110 0110			
	C	= 0			
	After Instruction REG1	n = 1110 0110			
	W	= 0111 0011			
	C	= 0			

#### **RLF** Rotate Left f through Carry Syntax: [ label ] RLF f,d Operands: $0 \le f \le 127$ $d \in [0,1]$ Operation: See description below Status Affected: С Encoding: 00 1101 dfff ffff Description: The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'. Register f Words: 1 Cycles: Example RLF REG1,0 Before Instruction REG1 1110 0110 С 0 After Instruction REG1 1110 0110 W 1100 1100 С

SLEEP					
Syntax:	[ label ] SLEEP				
Operands:	None				
Operation:	00h → WDT, 0 → WDT prescaler, 1 → TO, 0 → PD				
Status Affected:	$\overline{TO}$ , $\overline{PD}$				
Encoding:	00	0000	0110	0011	
Description:	The power-down status bit, PD is cleared. Time-out status bit, TO is set. Watchdog Timer and its prescaler are cleared.  The processor is put into SLEEP mode with the oscillator stopped.  See Section 14.8 for more details.				
Words:	1				
Cycles:	1				
Example:	SLEEP				

SUBLW	Subtract W from Literal	SUBWF	Subtract W from f		
Syntax:	[ label ] SUBLW k	Syntax:	[ label ] SUBWF f,d		
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 127$		
Operation:	$k - (W) \rightarrow (W)$		d ∈ [0,1]		
Status	C, DC, Z	Operation:	$(f) - (W) \rightarrow (dest)$		
Affected:		Status	C, DC, Z		
Encoding:	11 110x kkkk kkkk	Affected:			
Description:	The W register is subtracted (2's com-	Encoding:	00 0010 dfff ffff		
	plement method) from the eight bit literal 'k'. The result is placed in the W register.	Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0 the result is		
Words:	1		stored in the W register. If 'd' is 1 the		
Cycles:	1	M/a ada	result is stored back in register 'f'.		
Example 1:	SUBLW 0x02	Words:	1		
•	Before Instruction	Cycles:	1		
	W = 1	Example 1:	SUBWF REG1,1		
	C = ?		Before Instruction		
	After Instruction		REG1 = 3 W = 2		
	W = 1		C = ?		
F	C = 1; result is positive		After Instruction		
Example 2:	Before Instruction		REG1 = 1		
	W = 2 C = ?		W = 2 C = 1; result is positive		
	After Instruction	Example 2:	Before Instruction		
	W = 0	Zxampio Z.	REG1 = 2		
	C = 1; result is zero		W = 2		
Example 3:	Before Instruction		C = ?		
	W = 3		After Instruction		
	C = ?		REG1 = 0 W = 2		
	After Instruction		C = 1; result is zero		
	W = 0xFF C = 0; result is nega-	Example 3:	Before Instruction		
	tive		REG1 = 1		
			W = 2 C = ?		
			After Instruction		
			REG1 = 0xFF		
			W = 2		
			C = 0; result is negative		

SWAPF	Swap Nibbles in f						
Syntax:	[label] SWAPF f,d						
Operands:	$0 \le f \le 127$ $d \in [0,1]$						
Operation:	$(f<3:0>) \to (dest<7:4>), \ (f<7:4>) \to (dest<3:0>)$						
Status Affected:	None						
Encoding:	00	1110	dfff	ffff			
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'.						
Words:	1						
Cycles:	1						
Example	SWAPF	REG,	0				
	Before Instruction						
		REG1	=	0xA5			
	After Inst	truction					
		REG1 W		0xA5 0x5A			

Exclusive OR Literal with W				
[ label ] XORLW k				
$0 \le k \le 255$				
(W) .XOR. $k \rightarrow (W)$				
Z				
11 1010 kkkk kkkk				
The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.				
1				
1				
XORLW 0xAF				
Before Instruction				
W = 0xB5				
After Instruction				
W = 0x1A				

TRIS	Load TRIS Register			
Syntax:	[label] TRIS f			
Operands:	$5 \le f \le 7$			
Operation:	$\text{(W)} \rightarrow \text{TRIS register f;}$			
Status Affected:	None			
Encoding:	00 0000 0110 Offf			
Description:	The instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.			
Words:	1			
Cycles:	1			
Example				
	To maintain upward compatibility with future PIC16CXX products, do not use this instruction.			

XORWF	Exclusive OR W with f					
Syntax:	[ label ]	XORWF	f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	(W) .XOF	$R.\;(f)\to($	dest)			
Status Affected:	Z					
Encoding:	00	0110	dffi	Ē	ffff	
Description:	Exclusive register wi result is st is 1 the res	th registe ored in th	r 'f'. If e W re	'd' is egist	0 the er. If 'd'	
Words:	1					
Cycles:	1					
Example	XORWF	REG	1			
	Before In	struction	ı			
		REG W	= =	0x/ 0xl		
	After Inst	ruction				
		REG W	=	0x/		

#### 16.0 **DEVELOPMENT SUPPORT**

#### 16.1 **Development Tools**

The PIC16/17 microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER™ Real-Time In-Circuit Emulator
- PRO MATE™ Universal Programmer
- PICSTART™ Low-Cost Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- MPASM Assembler
- MPSIM Software Simulator
- C Compiler (MP-C)
- · Fuzzy logic development system (fuzzyTECH®-MP)

#### 16.2 **PICMASTER: High Performance Universal In-Circuit Emulator with** MPLAB IDE

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC16C5X, PIC16CXX and PIC17CXX families. PICMASTER is supplied with the MPLAB™ Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment. A PICMASTER System configuration is shown in Figure 16-1.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new PIC16C5X, PIC16CXX and PIC17CXX microcontrollers.

The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and better) machine platform and Microsoft Windows™ 3.x environment was chosen to best make these features available to you, the end user.

The PICMASTER Universal Emulator System consists primarily of four major components:

- · Host-Interface Card
- Emulator Control Pod
- Target-Specific Emulator Probe
- · PC-Host Emulation Control Software

The Windows operating system allows the developer to take full advantage of the many powerful features and functions of the PICMASTER system.

PICMASTER emulation can operate in one window, while a text editor is running in a second window.

PC-Host Emulation Control software takes full advantage of Dynamic Data Exchange (DDE), a feature of Windows. DDE allows data to be dynamically transferred between two or more Windows programs. With this feature, data collected with PICMASTER can be automatically transferred to a spreadsheet or database program for further analysis.

Under Windows, as many as four PICMASTER emulators can be run simultaneously from the same PC making development of multi-microcontroller systems possible (e.g., a system containing a PIC16CXX processor and a PIC17CXX processor).

The PICMASTER probes specifications are shown in Table 16-1.




TABLE 16-1: PICMASTER PROBE SPECIFICATION

	PICMASTER	PRO	OBE
Devices	PROBE	Maximum Frequency	Operating Voltage
PIC16C54	PROBE-16D	20 MHz	4.5V - 5.5V
PIC16C54A	PROBE-16D	20 MHz	4.5V - 5.5V
PIC16CR54	PROBE-16D	20 MHz	4.5V - 5.5V
PIC16CR54A	PROBE-16D <sup>(1)</sup>	20 MHz	4.5V - 5.5V
PIC16CR54B	PROBE-16D <sup>(1)</sup>	20 MHz	4.5V - 5.5V
PIC16C55	PROBE-16D	20 MHz	4.5V - 5.5V
PIC16CR55	PROBE-16D <sup>(1)</sup>	20 MHz	4.5V - 5.5V
PIC16C56	PROBE-16D	20 MHz	4.5V - 5.5V
PIC16CR56	PROBE-16D <sup>(1)</sup>	20 MHz	4.5V - 5.5V
PIC16C57	PROBE-16D	20 MHz	4.5V - 5.5V
PIC16CR57A	PROBE-16D	20 MHz	4.5V - 5.5V
PIC16CR57B	PROBE-16D <sup>(1)</sup>	20 MHz	4.5V - 5.5V
PIC16C58A	PROBE-16D	20 MHz	4.5V - 5.5V
PIC16CR58A	PROBE-16D	20 MHz	4.5V - 5.5V
PIC16CR58B	PROBE-16D <sup>(1)</sup>	20 MHz	4.5V - 5.5V
PIC16C61	PROBE-16G	10 MHz	4.5V - 5.5V
PIC16C62	PROBE-16E	10 MHz	4.5V - 5.5V
PIC16C62A	PROBE-16E <sup>(1)</sup>	10 MHz	4.5V - 5.5V
PIC16CR62	PROBE-16E <sup>(1)</sup>	10 MHz	4.5V - 5.5V
PIC16C63	PROBE-16F <sup>(1)</sup>	10 MHz	4.5V - 5.5V
PIC16C64	PROBE-16E	10 MHz	4.5V - 5.5V

TABLE 16-1: PICMASTER PROBE SPECIFICATION (Cont.'d)

	DICMACTED	PRO	OBE
Devices	PICMASTER PROBE	Maximum Frequency	Operating Voltage
PIC16C64A	PROBE-16E <sup>(1)</sup>	10 MHz	4.5V - 5.5V
PIC16CR64	PROBE-16E <sup>(1)</sup>	10 MHz	4.5V - 5.5V
PIC16C65	PROBE-16F	10 MHz	4.5V - 5.5V
PIC16C65A	PROBE-16F <sup>(1)</sup>	10 MHz	4.5V - 5.5V
PIC16C620	PROBE-16H	10 MHz	4.5V - 5.5V
PIC16C621	C621 PROBE-16H		4.5V - 5.5V
PIC16C622	PROBE-16H	10 MHz	4.5V - 5.5V
PIC16C70	PROBE-16B <sup>(1)</sup>	10 MHz	4.5V - 5.5V
PIC16C71	PROBE-16B	10 MHz	4.5V - 5.5V
PIC16C71A	PROBE-16B <sup>(1)</sup>	10 MHz	4.5V - 5.5V
PIC16C72	PROBE-16F <sup>(1)</sup>	10 MHz	4.5V - 5.5V
PIC16C73	PROBE-16F	10 MHz	4.5V - 5.5V
PIC16C73A	PROBE-16F <sup>(1)</sup>	10 MHz	4.5V - 5.5V
PIC16C74	PROBE-16F	10 MHz	4.5V - 5.5V
PIC16C74A	PROBE-16F <sup>(1)</sup>	10 MHz	4.5V - 5.5V
PIC16C83	PROBE-16C	10 MHz	4.5V - 5.5V
PIC16C84	PROBE-16C	10 MHz	4.5V - 5.5V
PIC17C42	PROBE-17B	20 MHz	4.5V - 5.5V
PIC17C43	PROBE-17B	20 MHz	4.5V - 5.5V
PIC17C44	PROBE-17B	20 MHz	4.5V - 5.5V

Note 1: This PICMASTER probe can be used to functionally emulate the device listed in the previous column. Contact your Microchip sales office for details.

#### 16.3 PRO MATE: Universal Programmer

The PRO MATE Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode.

The PRO MATE has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE can read, verify or program PIC16C5X, PIC16CXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.

In PC-hosted mode, the PRO MATE connects to the PC via one of the COM (RS-232) ports. PC based user-interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based. Full screen display and editing of data, easy selection of bit configuration and part type, easy selection of VDD min, VDD max and VPP levels, load and store to and from disk files (Intel<sup>®</sup> hex format) are some of the features of the software. Essential commands such as read, verify, program and blank check can be issued from the screen. Additionally, serial programming support is possible where each part is programmed with a different serial number, sequential or random.

The PRO MATE has a modular "programming socket module". Different socket modules are required for different processor types and/or package types.

PRO MATE supports all PIC16C5X, PIC16CXX and PIC17CXX processors.

#### 16.4 <u>PICSTART Low-Cost Development</u> <u>System</u>

The PICSTART programmer is an easy to use, very low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. A PC-based user interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based. PICSTART is not recommended for production programming.

#### 16.5 <u>PICDEM-1 Low-Cost PIC16/17</u> Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE or PICSTART-16B programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

# 16.6 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE programmer or PICSTART-16C, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I<sup>2</sup>C bus and separate headers for connection to an LCD module and a keypad.

#### 16.7 <u>MPLAB™ Integrated Development</u> Environment Software.

The MPLAB Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- · A full featured editor
- Three operating modes
  - editor
  - emulator
  - simulator (available soon)
- · A project manager
- · Customizable tool bar and key mapping
- A status bar with project information
- · Extensive on-line help

#### MPLAB allows you to:

- · Edit your source files (either assembly or "C")
- One touch assemble (or compile) and download to PIC16/17 tools (automatically updates all project information)
- · Debug using:
  - source files
  - absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- · Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator (available soon) allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

#### 16.8 <u>Assembler (MPASM)</u>

The MPASM Cross Assembler is a PC-hosted symbolic assembler. It supports all microcontroller series including the PIC16C5X, PIC16CXX and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

MPASM allows full symbolic debugging from the Microchip Universal Emulator System (PICMASTER).

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- · Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PIC16/17. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

- Data Directives are those that control the allocation of memory and provide a way to refer to data items symbolically, i.e., by meaningful names.
- Control Directives control the MPASM listing display. They allow the specification of titles and subtitles, page ejects and other listing control. This eases the readability of the printed output file.
- Conditional Directives permit sections of conditionally assembled code. This is most useful where additional functionality may wished to be added depending on the product (less functionality for the low end product, then for the high end product). Also this is very helpful in the debugging of a program.
- Macro Directives control the execution and data allocation within macro body definitions. This makes very simple the re-use of functions in a program as well as between programs.

#### 16.9 Software Simulator (MPSIM)

The MPSIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode. MPSIM fully supports symbolic debugging using MP-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

#### 16.10 C Compiler (MP-C)

The MP-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the PICMASTER Universal Emulator memory display (PICMASTER emulator software versions 1.13 and later).

The MP-C Code Development System is supplied directly by Byte Craft Limited of Waterloo, Ontario, Canada. If you have any questions, please contact your regional Microchip FAE or Microchip technical support personnel at (602) 786-7627.

# 16.11 <u>Fuzzy Logic Development System</u> (fuzzyTECH-MP)

fuzzyTECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, fuzzyTECH-MP, edition for implementing more complex systems.

Both versions include Microchip's fuzzyLAB™ demonstration board for hands-on experience with fuzzy logic systems implementation.

#### 16.12 Development Systems

For convenience, the development tools are packaged into comprehensive systems as listed in Table 16-2.

TABLE 16-2: DEVELOPMENT SYSTEM PACKAGES

Item	Name	System Description
1.	PICMASTER System	PICMASTER In-Circuit Emulator, PRO MATE Programmer, Assembler, Software Simulator, Samples and your choice of Target Probe.
2.	PICSTART System	PICSTART Low-Cost Prototype Programmer, Assembler, Software Simulator and Samples.
3.	PRO MATE System	PRO MATE Universal Programmer, full featured stand-alone or PC-hosted programmer, Assembler, Simulator

**NOTES:** 

#### 17.0 ELECTRICAL CHARACTERISTICS FOR PIC16C70 AND PIC16C71A


#### Absolute Maximum Ratings †

<b>G</b> .	
Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.6V to (VDD + 0.6V)
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14V
Total power dissipation (Note 1)	/ \
Maximum current out of Vss pin	\ \
Maximum current into VDD pin	
Input clamp current, liκ (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, lok (V0 < 0 or V0 > VDD)	±20 mA
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	
Maximum current sunk by PORTA	\200 mA
Maximum current sourced by PORTA	
Maximum current sunk by PORTB	
Maximum current sourced by PORTB	
Note 4 B	F (0/5- 1/5-) 15-2 F(1/51 15-)

Note 1: Power dissipation is calculated as follows: Pdis  $\neq$  VDQ x {NQD -  $\Sigma$  IOH} +  $\Sigma$  {(VDD - VOH) x IOH} +  $\Sigma$ (VOI x IOL)

**Note 2:** Voltage spikes below Vss at the  $\overline{MCLR}$  pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 $\Omega$  should be used when applying a "low" level to the  $\overline{MCLR}$  pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



**Applicable Devices** | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A |

TABLE 17-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

			>	/\ L \						
0		PIC16C70-04		PIC16C70-18		PIC16C70-20		PIC16LC70-04		
280		PIC16C71A-04		PIC16C71A-10		PIC16C71A-20		PIC16LC71A-04		JW Devices
	VDD:	4.0V to 6.0V	Vpp:	4.5V to 5.5V	VpD:	4.5V to 5.5V	Vpp:	3.0V to 6.0V	VpD:	4.0V to 6.0V
C	DD:	5 mA max. at 5.5V	<u></u>	2.7 mA typ. at 5.5V	:gal	2.7 mA typ. at 5.5V	:gal	2.0 mA typ. at 3.0V	: <u>DD</u> :	5 mA max. at 5.5V
2	PD:	21 µA max. at 4V	<u>면</u>	1.5 µA typ. at 4V	PD:	1.5 µA typ. at 4V	IPD:	0.9 µA typ. at 3V	<u>P</u> D:	21 µA max. at 4V
	Freq:	4 MHz max.	Freq:	7	Freq:	-	Freq:	: 4 MHz max.	Freq:	
	VDD:	4.0V to 6.0V	VpD:	4.5V to 5.5V	VpD:	4.5V to 5.5V	VpD:	3.0V to 6.0V	VpD:	4.0V to 6.0V
>	:00	5 mA max. at 5.5V	<u> </u>	•	:gal	2.7 mA typ. at 5.5V	<u>:::::::::::::::::::::::::::::::::::::</u>	2.0 mA typ. at 3.0V	<u> </u>	5 mA max. at 5.5V
ξ	PD:	21 µA max. at 4V	IPD:	1.5 µA typ. at 4V	IPD:	1.5 µA typ. at 4V	IPD: Fred:	0.9 μA typ. at 3V	PD:	21 µA max. at 4V
	VPD:		.aay		Ne .		5		Veb:	
<u>c</u>	: <u>00</u>	13.5 mA typ. at 5.5V	: <u>G</u>		: <u>QQ</u>	30 mA max. at 5.5y	2		:GO	30 mA max. at 5.5V
<u>د</u>	PD:	1.5 µA typ. at 4.5V	IPD:	1.5 µA typ. at 4.5V	IPD:	1.5 µA typ. at 4.5V	2/2	no not use in HS mode	IPD:	1.5 µA typ. at 4.5V
	Freq:		Freq:	: 10 MHz max.	Freq:	: 20 MHz (max.		_	Freq:	: 10 MHz max.
	VpD:	4.0V to 6.0V				>	Vop	3.0V to 6.0V	VpD:	3.0V to 6.0V
Ъ	: <u>00</u>	52.5 µA typ. at 32 kHz, 4.0V	Do n	Do not use in LP mode	Do	Do not use in LP mode	;; <u>B</u>	/ -	:   	48 µA max. at 32 kHz, 3.0V
i	IPD:				; ) 		<u> </u>	_	<u></u>	
	Freq:	_					∕Freq/	/ <i>2</i> 00 kHz max.	Freq:	200 kHz max.
The s	haded a	sections indicate oscillator sele	ctions	which are tested for fun	ctiona	lity, but not for MIN/MA	X sp6	The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type	that the	e user select the device type
that e	nsures	that ensures the specifications required.					_	~ \ \ \ \ \		
								< \ \ \		
									/	
								\(\sigma\)	_	
										_
									<u> </u>	<u></u>
								>		
									`	\

#### 17.1 DC Characteristics:

PIC16C70-04 (Commercial, Industrial, Automotive<sup>(5)</sup>)
PIC16C71A-04 (Commercial, Industrial, Automotive<sup>(5)</sup>)
PIC16C70-10 (Commercial, Industrial, Automotive<sup>(5)</sup>)
PIC16C71A-10 (Commercial, Industrial, Automotive<sup>(5)</sup>)
PIC16C70-20 (Commercial, Industrial, Automotive<sup>(5)</sup>)
PIC16C71A-20 (Commercial, Industrial, Automotive<sup>(5)</sup>)

			01		(!		litiana (ambana athannaisa atata 1)		
				andard Operating Conditions (unless otherwise stated) erating temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for automotive,					
DC CHA	RACTERISTICS		Орстан	ing ten	$\pm 0^{\circ}$ C $\leq TA \leq +85^{\circ}$ C for industrial and				
				$C \leq TA \leq +70^{\circ}C$ for commercial					
Param.	Characteristic	Sym	Min	Typ†	Max	Units	Conditions		
No.	onaraotoriono			.,,,,,	Max	•			
D001	Supply Voltage	VDD	4.0	-	6.0	V	XT, RC and LP øsc eqnfiguration		
D001A			4.5	-	5.5	V	HS osc configuration		
D002	RAM Data Retention	VDR	-	1.5*	-	V	Device in SLEEP mode		
	Voltage (Note 1)								
D003	VDD start voltage to	VPOR	-	Vss	-	V	See section on Rower on Reset for details		
	ensure Power-on Reset								
D004	VDD rise rate to ensure	SVDD	0.05*	-	-	V/ms	See section on Power-on Reset for details		
	Power-on Reset					<u></u>			
D010	Supply Current (Note 2)	IDD	-	2.7	5 `	/mA	XT, RC osc configuration (PIC16C70/71A-04)		
					$ \langle \ \ \rangle$		Fosc = 4 MHz, VDD = 5.5V (Note 4)		
D013			_	13.5	30	mA	HS osc configuration (PIC16C70/71A-20)		
				10.5	00		Fosc = 20 MHz, VDD = 5.5V		
D015	Brown-out Reset Cur-	ΔIBOR		300*	200	uΑ	BOR enabled VDD = 5.0V		
	rent (Note 6)				1/				
D020	Power-down Current	IPD	/	10.5	42	μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C		
D021	(Note 3)		/- /	1.5.⁄	21	μΑ	VDD = 4.0V, WDT disabled, -0°C to +70°C		
D021A			-\	1.5	24	μA	VDD = 4.0V, WDT disabled, -40°C to +85°C		
D021B				1.5	TBD	μΑ	VDD = 4.0V, WDT disabled, -40°C to +125°C		
D023	Brown-out Reset Cur-	MBOK,	/ /	300*	500	μΑ	BOR enabled VDD = 5.0V		
	rent (Note 6)								

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
    - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
    - $\overline{MOLR}$  = VDD; WDT enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
  - 5: Automotive operating range is Advanced information for this device.
  - 6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

© 1995 Microchip Technology Inc. Preliminary DS30390B-page 161

17.2 DC Characteristics: PIC16LC70-04 (Commercial, Industrial, Automotive<sup>(5)</sup>)
PIC16LC71A-04 (Commercial, Industrial, Automotive<sup>(5)</sup>)

DC CHAR	RACTERISTICS		Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for automotive, $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}$ for commercial							
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions			
D001	Supply Voltage	VDD	3.0	-	6.0	V	LP, XT, RC osc configuration (DC - 4 MHz)			
D002	RAM Data Retention Voltage (Note 1)	VDR	-	1.5*	-	V	Device in SLEEP mode			
D003	VDD start voltage to ensure Power-on Reset	VPOR	-	Vss	-	V	See section on Power-on Reset for details			
D004	VDD rise rate to ensure Power-on Reset	SVDD	0.05*	-	-	V/ms	See section on Power on Reset for details			
D010	Supply Current (Note 2,5)	IDD	-	2.0	3.8	mA	XT, RC osc configuration Fosc = 4 MHz, Vpz = 3.0V (Note 4)			
D010A			-	22.5	48	μA <	LP ose configuration FOSC = 32 kHz, VDD = 3.0V, WDT disabled			
D015	Brown-out Reset Current (Note 6)	ΔIBOR	-	300*	500	μA	BOR enabled VDD = 3.0V			
D020 D021 D021A D021B	Power-down Current (Note 3,5)	IPD	- - - - (	7.5 0.9 0.9	30 5 5 10	it A HA HA	VDD = 3.0V, WDT enabled, -40°C to +85°C VDD = 3.0V, WDT disabled, 0°C to +70°C VDD = 3.0V, WDT disabled, -40°C to +85°C VDD = 3.0V, WDT disabled, -40°C to +125°C			
D023	Brown-out Reset Current (Note 6)	$\Delta$ lbor	-	300*	500	μA	BOR enabled VDD = 3.0V			

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which Vpo can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
    - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
    - MCLR = VDD; WQT enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
  - 5: Automotive operating range is Advanced information for this device.
  - 6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

#### 17.3 DC Characteristics:

DC CHARACTERISTICS

PIC16C70-04 (Commercial, Industrial, Automotive<sup>(4)</sup>)
PIC16C71A-04 (Commercial, Industrial, Automotive<sup>(4)</sup>)
PIC16C70-10 (Commercial, Industrial, Automotive<sup>(4)</sup>)
PIC16C71A-10 (Commercial, Industrial, Automotive<sup>(4)</sup>)
PIC16C70-20 (Commercial, Industrial, Automotive<sup>(4)</sup>)
PIC16C71A-20 (Commercial, Industrial, Automotive<sup>(4)</sup>)
PIC16LC70-04 (Commercial, Industrial, Automotive<sup>(4)</sup>)
PIC16LC71A-04 (Commercial, Industrial, Automotive<sup>(4)</sup>)

Standard Operating Conditions (unless otherwise stated)

Operating temperature  $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$  for automotive,

-40°C  $\leq$  TA  $\leq$  +85°C for industrial and 0°C  $\leq$  TA  $\leq$  +70°C for commercial

Operating voltage VDD range as described in DC spec Section 17.1

onditions
,
>
5.5V
.5V or VDD < 4.5V
DD range
PIN = VSS
VDD, Pin at hi-
VDD
VDD, XT, HS and LP
ation
A, VDD = 4.5V,
5°C
A, VDD = 4.5V, 25°C
A, VDD = 4.5V,
5°C
A, VDD = 4.5V, 25°C
- S - S - S - S - S - S - S - S - S - S

- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as coming out of the pin.
  - 4: Automotive operating range is Advanced information for this device.

DC CHARACTERISTICS

#### **Applicable Devices** 70 71 71A 72 73 73A 74 74A

#### Standard Operating Conditions (unless otherwise stated)

Operating temperature  $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$  for automotive,  $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$  for industrial and

 $0^{\circ}$ C  $\leq TA \leq +30^{\circ}$ C for commercial

Operating voltage VDD range as described in DC spec Section 17.1

and Section 17.2.

			ction 17.2				
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions
No.				t			
	Output High Voltage						$\wedge$
D090	I/O ports (Note 3)	Vон	VDD - 0.7	-	-	V	IOH = $-3.0 \text{ mA}$ , VDD = $4.5 \text{V}$ ,
							-40°C to +85°C
D090A			VDD - 0.7	-	-	V	$IOH = -2.5 \text{ mA}, \forall DD = 4.5 $
							-40°C to +125°C
D092	OSC2/CLKOUT (RC osc config)		VDD - 0.7	-	-	V	IOH = -1.3  mA, VDD = 4.5V,
							-40°C∕to <del>/</del> 85°¢
D092A			VDD - 0.7	-	-	V	IOH = -1.0  mA, VDD = 4.5V,
						/	-40°C to +125°C
	Capacitive Loading Specs on Out-						
	put Pins					\	, , ,
D100	OSC2 pin	Cosc <sub>2</sub>	-	-	15 ^	pF	In XT, HS and LP modes when
							external clock is used to drive
						$\setminus \setminus$	OSC1.
D101	All I/O pins and OSC2 (in RC mode)	Cıo	-	-	√ 5€	pF	·


Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.


3: Negative current is defined as coming out of the pin.


4: Automotive operating range is Advanced information for this device.



#### 17.4 **Timing Parameter Symbology**

The timing parameter symbols have been created following one of the following formats:






Uppercase letters and their meanings:

S		
F	Fall	P Period
Н	High	R Rise
l I	Invalid (Hi-impedance)	V Valid
L	Low	Z Hi-impedance
I <sup>2</sup> C only		
AA	output access	High High
BUF	Bus free	Low Low
Table - (1	20	

Tcc:st (I<sup>2</sup>C specifications only)




#### FIGURE 17-1: LOAD CONDITIONS



## Applicable Devices 70 71 71A 72 73 73A 74 74A

#### 17.5 Timing Diagrams and Specifications

#### FIGURE 17-2: EXTERNAL CLOCK TIMING



#### TABLE 17-2: CLOCK TIMING REQUIREMENTS

Parameter	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.	,			, , .			
	Fos	External CLKIN Frequency	DC	_	4	MHz (	XT and RC osc mode
		(Note 1)	DC	_	4	MHz	HS oss mode (PIC16C70/71A-04,)
			DC	_	20 /	^MHz	HS osc mode (PIC16C70/71A-20)
			DC	_	200	kHz	LP\osa mode
		Oscillator Frequency	DC	_	4	MHz)	RC osc mode
		(Note 1)	0.1		X T	MHZ	X) osc mode
			4	_ <	4	MHz	HS osc mode (PIC16C70/71A-04)
			4	$\triangle$	18	MHz	HS osc mode (PIC16C70/71A-10)
			4		20	MHz	HS osc mode (PIC16C70/71A-20)
			5	17/	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250		<del>\ -</del>	ns	XT and RC osc mode
		(Note 1)	250	$\rightarrow$	_	ns	HS osc mode (PIC16C70/71A-04)
		_	100	×	_	ns	HS osc mode (PIC16C70/71A-10)
			50	/ —	_	ns	HS osc mode (PIC16C70/71A-20)
			<b>/</b> 5		_	μs	LP osc mode
		Oscillator Period	250	_	-	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
		\ \ \ \ / />	250	_	250	ns	HS osc mode (PIC16C70/71A-04)
			100	_	250	ns	HS osc mode (PIC16C70/71A-10)
	/		50	_	250	ns	HS osc mode (PIC16C70/71A-20)
			5	_	_	μs	LP osc mode
2	TCY	Instruction Cycle Time (Note 1)	200	_	DC	ns	Tcy = 4/Fosc
3 /	Tosl,	External Clock in (OSC1) High	50	_	_	ns	XT oscillator
	TosH	or Low Time	2.5	_	–	μs	LP oscillator
			10	_	_	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise	_	_	25	ns	XT oscillator
	TosF	or Fall Time	_	_	50	ns	LP oscillator
			_	_	15	ns	HS oscillator

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices. OSC2 is disconnected (has no loading) for the PIC16C70/71A.

## Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

FIGURE 17-3: CLKOUT AND I/O TIMING




TABLE 17-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter	Sym	Characteristic		Mim	Typ†	Max	Units	Conditions
No.			$\overline{}$					
10*	TosH2ckL	OSC1↑ to CLKOUT↓		>-	15	30	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑			15	30	ns	Note 1
12*	TckR	CLKOUT rise time		/	5	15	ns	Note 1
13*	TckF	CLKOUT fall time		_	5	15	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out valid		_	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOU	1	0.25Tcy + 25	_	_	ns	Note 1
16*	TckH2ioI	Port in hold after CLKOUT	$\downarrow$	0	_	_	ns	Note 1
17*	TosH2ioV	OSC17 (Q1 cycle) to Port out valid	_	_	80 - 100	ns		
18*	TosH2iol	OSC1 (Q2 cycle) to Port input invalid (I/O in hol	TBD	_	_	ns		
19*	TioV2øsH	Port input valid to OSC1↑ (I/O in setup time)		TBD	_	_	ns	
20*	TiøR	Port output rise time	PIC16C70/71A	_	10	25	ns	
		$\langle \rangle$	PIC16LC70/71A	_	_	60	ns	
21*	TioF	Port output fall time	PIC16C70/71A	_	10	25	ns	
	$)$ $\setminus$	$\triangleright$	PIC16LC70/71A	_	_	60	ns	
22++*	Tinp	INT pin high or low time		20	_	_	ns	
23††*	Trbp	RB7:RB4 change INT high	or low time	20	_	_	ns	

These parameters are characterized but not tested.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

© 1995 Microchip Technology Inc. **Preliminary** DS30390B-page 167

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>††</sup> These parameters are asynchronous events not related to any internal clock edges.

FIGURE 17-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 17-5: BROWN-OUT RESETTIMING




TABLE 17-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS


Parameter	Sym <	Characteristic	Min	Typ†	Max	Units	Conditions
No.							
30	TmcL	MCLR Pulse Width (low)	1		_	μs	VDD = 5V, -40°C to +125°C
31	Twat	Watchdog Timer Time-out Period (No Prescaler)	7*	18	33*	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_	_	Tosc = OSC1 period
33	Tpwrt	Power up Timer Period	28*	72	132*	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
34	Tioz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	1.1	μs	
35	TBOR	Brown-out Reset pulse width	100	_	_	μs	3.8V ≤ VDD ≤ 4.2V

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

## Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A |

#### FIGURE 17-6: TIMERO CLOCK TIMINGS




#### TABLE 17-5: TIMERO CLOCK REQUIREMENTS

Param No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler <	0.5Tex ± 20*		_	ns	
			With Prescaler	10	_	_	ns	
41	TtOL	T0CKI Low Pulse Width	No Prescaler	0.5TcY + 20*	_	_	ns	
			With Prescaler	10*	_	_	ns	
42	Tt0P	TOCKI Period		Greater of: 20μs or <u>Tcy + 40</u> * N	_	_	ns	N = prescale value (1, 2, 4,, 256)
48	Tcke2tmrl	Delay from external clock edge	to timer increment	2Tosc	_	7Tosc	_	

\* These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5½.25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




#### TABLE 17-6: A/D CONVERTER CHARACTERISTICS:

PIC16C70-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$ ) PIC16C71A-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$ ) PIC16C70-10 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$ ) PIC16C71A-10 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$ ) PIC16C70-20 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$ ) PIC16C71A-20 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$ )

Parameter	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.							
	NR	Resolution	_	_	8-bits	_	VREF = VDD = 5.12V, VSS \ AIN ≤ VREF
	NINT	Integral error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS AIN ≤ VREF
	NDIF	Differential error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN VREF
	NFS	Full scale error	_	_	less than ±1 LSb	_	VREF = VDD = 8.12V, VSS ≥ AIN ≤ VREF
	Noff	Offset error	_		less than ±1 LSb	_ <	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	_	Monotonicity	_	guaranteed	/	_	VSS AIM VREF
	VREF	Reference voltage	3.0V	_	VDD + 0.3	X	
	Vain	Analog input voltage	Vss - 0.3	_	VREF + 0.3	V	
	ZAIN	Recommended impedance of analog voltage source	_	- <	10.0	kΩ	
	IAD	A/D conversion current (VDD)	_	180		μА	Average current consumption when A/D is on. (Note 1)
	IREF	VREF input current (Note 2)			10	mA μA	During sampling All other times

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
  - 2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.
  - 3: Automotive operating range is Advanced information for this device.




Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

#### TABLE 17-7: A/D CONVERTER CHARACTERISTICS: PIC16LC70-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE<sup>(4)</sup>) PIC16LC71A-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE (4))

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	NR	Resolution	_	_	8-bits	_	VREF = VDD = 3.0V (Note 1)
	NINT	Integral error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	NDIF	Differential error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	NFS	Full scale error	_	_	less than ±1 LSb	_	VREF = VDD = 3.9V (Note 1)
	Noff	Offset error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	_	Monotonicity	_	guaranteed	_	_	VSS AIN S VREF
	VREF	Reference voltage	3.0V	_	VDD + 0.3	V	\ <u>`</u>
	Vain	Analog input voltage	Vss - 0.3	_	VREF + 0.3	M	
	Zain	Recommended impedance of analog voltage source	_	_	10.0	k 2	
	lad	A/D conversion current (VDD)	_	90		μA	Average current consumption when A/D is on. (Note 2)
	IREF	VREF input current (Note 3)	_		10	ρηΑ μΑ	During sampling All other times

- These parameters are characterized but not tested.
- Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not
- Note 1: These specifications apply if VREF = 3.0V and if VRD \( \text{23.0V} \) Vin must be between Vss and VREF
  2: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
  - 3: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.
  - 4: Automotive operating range is Advanced information for this device.



## **Applicable Devices** | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A |

#### FIGURE 17-7: A/D CONVERSION TIMING




TABLE 17-8: A/D CONVERSION REQUIREMENTS

Parameter	Sym	Characteristic	Min	Typt	Max	Units	Conditions
No.							
130	TAD	A/D clock period	1.6	11/4	/ _	μs	VREF ≥ 3.0V
			2.0		_	μs	VREF full range
130	TAD	A/D Internal RC					ADCS1:ADCS0 = 11
		Oscillator source					(RC oscillator source)
			3.0	6.0	9.0	μs	PIC16LC70, VDD = 3.0V
		$\rightarrow$	2.0	4.0	6.0	μs	PIC16C70
131	TCNV	Conversion time	$\overline{}$	9.5TAD	_	_	
		(not including S/H /					
		time). Note 1					
132	Тѕмр	Sampling time	Note 2	20	_	μs	

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: ADRES register may be read on the following Tcy cycle.
  - 2: See Section 13.1 for min conditions.

Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A |

# 18.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR PIC16C70 AND PIC16C71A

**NOT AVAILABLE AT THIS TIME** 

mit 1 . . . 1 td m 3 4 1 4 0 4

 Applicable Devices
 70
 71
 71A
 72
 73
 73A
 74
 74A

NOTES:

Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

#### 19.0 ELECTRICAL CHARACTERISTICS FOR PIC16C71

#### **Absolute Maximum Ratings †**

Ambient temperature under bias	
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.6V to (VDD + 0.6V)
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14V
Total power dissipation (Note 1)	800 mW
Maximum current out of Vss pin	150 mA
Maximum current into VDD pin	
Input clamp current, lik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, lok (V0 < 0 or V0 > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	20 mA
Maximum current sunk by PORTA	80 mA
Maximum current sourced by PORTA	
Maximum current sunk by PORTB	150 mA
Maximum current sourced by PORTB	

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD -  $\Sigma$  IOH} +  $\Sigma$  {(VDD-VOH) x IOH} +  $\Sigma$ (VOI x IOL)

Note 2: Voltage spikes below Vss at the  $\overline{MCLR}$  pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 $\Omega$  should be used when applying a "low" level to the  $\overline{MCLR}$  pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 19-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C71-04	PIC16C71-20	PIC16LC71-04	JW Devices
RC	VDD: 4.0V to 6.0V IDD: 3.3 mA max. at 5.5V IPD: 14 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 1.8 mA typ. at 5.5V IPD: 1.0 µA typ. at 4V Freq: 4 MHz max.	VDD: 3.0V to 6.0V IDD: 1.4 mA typ. at 3.0V IPD: 0.6 μA typ. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 3.3 mA max. at 5.5V IPD: 14 μA max. at 4V Freq: 4 MHz max.
хт	VDD: 4.0V to 6.0V IDD: 3.3 mA max. at 5.5V IPD: 14 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 1.8 mA typ. at 5.5V IPD: 1.0 µA typ. at 4V Freq: 4 MHz max.	VDD: 3.0V to 6.0V IDD: 1.4 mA typ. at 3.0V IPD: 0.6 µA typ. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 3.3 mA max. at 5.5V IPD: 14 μA max. at 4V Freq: 4 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V IPD: 1.0 μA typ. at 4.5V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.0 μA typ. at 4.5V Freq: 20 MHz max.	Do not use in HS mode	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.0 μA typ. at 4.5V Freq: 20 MHz max.
LP	VDD: 4.0V to 6.0V IDD: 15 μA typ. at 32 kHz, 4.0V IPD: 0.6 μA typ. at 4.0V Freq: 200 kHz max.	Do not use in LP mode	VDD: 3.0V to 6.0V IDD: 32 μA max. at 32 kHz, 3.0V IPD: 9 μA max. at 3.0V Freq: 200 kHz max.	VDD: 3.0V to 6.0V IDD: 32 μA max. at 32 kHz, 3.0V IPD: 9 μA max. at 3.0V Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

#### Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A |

19.1 DC Characteristics: PIC16C71-04 (Commercial, Industrial) PIC16C71-20 (Commercial, Industrial)

Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions	
D001 D001A	Supply Voltage	VDD	4.0 4.5	-	6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration	
D002	RAM Data Retention Voltage (Note 1)	VDR	-	1.5*	-	V	Device in SLEEP mode	
D003	VDD start voltage to guarantee Power-on Reset	VPO R	-	Vss	-	V	See section on Power-on Reset for details	
D004	VDD rise rate to guarantee Power-on Reset	SVD D	0.05*	-	-	V/ms	See section on Power-on Reset for details	
D010	Supply Current (Note 2)	IDD	-	1.8	3.3	mA	FOSC = 4 MHz, VDD = 5.5V (Note 4)	
D013			-	13.5	30	mA	HS osc configuration (PIC16C71-20) Fosc = 20 MHz, VDD = 5.5V	
D020 D021 D021A	Power-down Current (Note 3)	IPD	- - -	7 1.0 1.0	28 14 16	μΑ μΑ μΑ	VDD = $4.0V$ , WDT enabled, $-40^{\circ}$ C to $+85^{\circ}$ C VDD = $4.0V$ , WDT disabled, $-0^{\circ}$ C to $+70^{\circ}$ C VDD = $4.0V$ , WDT disabled, $-40^{\circ}$ C to $+85^{\circ}$ C	

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
    - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
    - MCLR = VDD; WDT enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

#### Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A |

#### 19.2 DC Characteristics: PIC16LC71-04 (Commercial, Industrial)

DC CHA	RACTERISTICS		Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}$ for commercial					
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions	
D001	Supply Voltage	VDD	3.0	-	6.0	V	XT, RC, and LP osc configuration	
D002	RAM Data Retention Voltage (Note 1)	VDR	-	1.5*	-	V	Device in SLEEP mode	
D003	VDD start voltage to ensure Power-on Reset	VPOR	-	Vss	-	V	See section on Power-on Reset for details	
D004	VDD rise rate to ensure Power-on Reset	SVDD	0.05*	-	-	V/ms	See section on Power-on Reset for details	
D010	Supply Current (Note 2)	IDD	-	1.4	2.5	mA	FOSC = 4 MHz, VDD = 3.0V (Note 4)	
D010A			-	15	32	μΑ	Fosc = 32 kHz, VDD = 3.0V, WDT disabled	
D020 D021 D021A	Power-down Current (Note 3)	IPD	- - -	5 0.6 0.6	20 9 12	μΑ μΑ μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C VDD = 3.0V, WDT disabled, 0°C to +70°C VDD = 3.0V, WDT disabled, -40°C to +85°C	

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
    - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
    - MCLR = VDD; WDT enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

DC CHARACTERISTICS

#### Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A |

19.3 DC Characteristics: PIC16C71-04 (Commercial, Industrial)

PIC16C71-20 (Commercial, Industrial) PIC16LC71-04 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated)

Operating temperature  $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$  for industrial and

 $0^{\circ}$ C  $\leq TA \leq +70^{\circ}$ C for commercial

Operating voltage  $\ensuremath{\mathsf{VDD}}$  range as described in DC spec Section 19.1

and Section 19.2.

Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions
No.				<u> †</u>			
	Input Low Voltage						
	I/O ports	VIL					
D030	with TTL buffer		Vss	-	0.5V	V	
D031	with Schmitt Trigger buffer		Vss	-	0.2VDD	V	
D032	MCLR, RA4/T0CKI,OSC1		Vss	-	0.2VDD	V	
	(in RC mode)						
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3VDD	V	Note1
	Input High Voltage						
	I/O ports (Note 4)	VIH		-			
D040	with TTL buffer		0.36VDD	-	Vdd	V	4.5 ≤ VDD ≤ 5.5V
D040A			0.45VDD	-	Vdd		For VDD > 5.5V or VDD < 4.5V
D041	with Schmitt Trigger buffer		0.85VDD	-	Vdd		For entire VDD range
D042	MCLR RA4/T0CKI		0.85VDD	-	Vdd	V	
D042A	OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1
D043	OSC1 (in RC mode)		0.9Vdd	-	Vdd	V	
D070	PORTB weak pull-up current	IPURB	50	250	†400	μΑ	VDD = 5V, VPIN = VSS
	Input Leakage Current (Notes 2, 3)						
D060	I/O ports	lı∟	-	-	±1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at hi- impedance
D061	MCLR, RA4/T0CKI		-	-	±5	μΑ	Vss ≤ VPIN ≤ VDD
D063	OSC1		-	-	±5	μΑ	Vss ≤ VPIN ≤ VDD, XT, HS and LP osc configuration
	Output Low Voltage						
D080	I/O ports	Vol	-	-	0.6	V	IOL = $8.5$ mA, VDD = $4.5$ V, $-40$ °C to $+85$ °C
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6mA, VDD = 4.5V, -40°C to +85°C
	Output High Voltage						
D090	I/O ports (Note 3)	Vон	VDD - 0.7	-	-	V	IOH = -3.0mA, VDD = 4.5V, -40°C to +85°C
D092	OSC2/CLKOUT (RC osc config)		VDD - 0.7	-	-	V	IOH = -1.3mA, VDD = 4.5V, -40°C to +85°C

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as coming out of the pin.
- 4: PIC16C71 Rev. "Ax" INT pin has a TTL input buffer. PIC16C71 Rev. "Bx" INT pin has a Schmitt Trigger input buffer.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16C71 be driven with external clock in RC mode.

#### Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

		Standa	rd Opera	ting	Conditi	ons (u	nless otherwise stated)	
		Operating temperature			e -4	0°C	≤ Ta ≤ +85°C for industrial and	
DC CHARACTERISTICS					0°	С	≤ Ta ≤ +70°C for commercial	
	Operating voltage VDD range as described in DC spec Section 19.1							
		and Sed	ction 19.2					
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions	
No.				†				
	Capacitive Loading Specs on Output Pins							
D100	OSC2 pin	Cosc <sub>2</sub>			15		In XT, HS and LP modes when external clock is used to drive OSC1.	
D101	All I/O pins and OSC2 (in RC mode)	Сю			50	pF		

- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16C71 be driven with external clock in RC mode.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as coming out of the pin.
  - 4: PIC16C71 Rev. "Ax" INT pin has a TTL input buffer. PIC16C71 Rev. "Bx" INT pin has a Schmitt Trigger input buffer

## Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A |

#### 19.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS	3. Tcc:st	(I <sup>2</sup> C specifications only)
2. TppS	4. Ts	(I <sup>2</sup> C specifications only)

Т			
F	Frequency	T	Time

Lowercase letters (pp) and their meanings:

рр			
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	<del>CS</del>	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	t0	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR


Uppercase letters and their meanings:

S	-		
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low

Tcc:st (I<sup>2</sup>C specifications only)

CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		

#### FIGURE 19-1: LOAD CONDITIONS



#### 19.5 <u>Timing Diagrams and Specifications</u>

#### FIGURE 19-2: EXTERNAL CLOCK TIMING




TABLE 19-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fos	External CLKIN Frequency	DC		4	MHz	XT and RC osc mode
		(Note 1)	DC	_	4	MHz	HS osc mode (PIC16C71-04)
			DC	_	20	MHz	HS osc mode (PIC16C71-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC		4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			1	_	4	MHz	HS osc mode (PIC16C71-04)
			1	_	20	MHz	HS osc mode (PIC16C71-20)
1	Tosc	External CLKIN Period	250		_	ns	XT and RC osc mode
		(Note 1)	250	_	_	ns	HS osc mode (PIC16C71-04)
			50	_	_	ns	HS osc mode (PIC16C71-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250		_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	1,000	ns	HS osc mode (PIC16C71-04)
			50	_	1,000	ns	HS osc mode (PIC16C71-20)
			5	_	_	μs	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	1.0		DC	μs	Tcy = 4/Fosc
3	TosL,	Clock in (OSC1) High or Low Time	50	_	_	ns	XT oscillator
	TosH		2.5	_	_	μs	LP oscillator
			10	_	_	ns	HS oscillator
4	TosR,	Clock in (OSC1) Rise or Fall Time	25	_	_	ns	XT oscillator
	TosF		50	_	_	ns	LP oscillator
			15	_		ns	HS oscillator

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices. OSC2 is disconnected (has no loading) for the PIC16C71.

FIGURE 19-3: CLKOUT AND I/O TIMING




TABLE 19-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓		_	15	30	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑		_	15	30	ns	Note 1
12*	TckR	CLKOUT rise time		_	5	15	ns	Note 1
13*	TckF	CLKOUT fall time	_	5	15	ns	Note 1	
14*	TckL2ioV	CLKOUT ↓ to Port out valid	d	_	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOL	JT ↑	0.25Tcy + 25	_	_	ns	Note 1
16*	TckH2ioI	Port in hold after CLKOUT	$\uparrow$	0	_	_	ns	Note 1
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid	_	_	80 - 100	ns		
18*	TosH2iol	OSC1↑ (Q2 cycle) to Port input invalid (I/O in ho	TBD	_	_	ns		
19*	TioV2osH	Port input valid to OSC11 (	(I/O in setup time)	TBD	_	_	ns	
20*	TioR	Port output rise time	PIC16C71	_	10	25	ns	
			PIC16LC71	_	_	60	ns	
21*	TioF	Port output fall time PIC16C71		_	10	25	ns	
			PIC16LC71	_	_	60	ns	
22††*	Tinp	INT pin high or low time		20	_		ns	
23††*	Trbp	RB7:RB4 change INT high	or low time	20	_	_	ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>††</sup> These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

FIGURE 19-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING





TABLE 19-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	200	_	_	ns	VDD = 5V, -40°C to +85°C
31	Twdt	Watchdog Timer Time-out Period	7*	18	33*	ms	$VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$
		(No Prescaler)					
32	Tost	Oscillation Start-up Timer Period		1024 Tosc			Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period	28*	72	132*	ms	VDD = 5V, -40°C to +85°C
34	Tıoz	I/O High Impedance from MCLR Low			100	ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### FIGURE 19-5: TIMERO CLOCK TIMINGS



#### TABLE 19-5: TIMERO CLOCK REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20*	_	_	ns	
			With Prescaler	10*	_	_	ns	
41	TtOL	T0CKI Low Pulse Width	No Prescaler	0.5Tcy + 20*	_	_	ns	
			With Prescaler	10*	_	_	ns	
42	Tt0P	T0CKI Period		Greater of: 20μs or <u>Tcy + 40</u> * N	_	_	ns	N = prescale value (2, 4,, 256)

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 19-6: A/D CONVERTER CHARACTERISTICS:
PIC16C71-04 (COMMERCIAL, INDUSTRIAL)
PIC16C71-20 (COMMERCIAL, INDUSTRIAL)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	NR	Resolution	_	_	8 bits	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	NINT	Integral error	_	<del>_</del>	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	NDIF	Differential error	_		less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	NFS	Full scale error	_	<del></del>	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	Noff	Offset error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	_	Monotonicity	_	guaranteed	_	_	VSS ≤ AIN ≤ VREF
	VREF	Reference voltage	3.0V	_	VDD + 0.3	V	
	VAIN	Analog input voltage	Vss - 0.3	_	VREF	V	
	Zain	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
	IAD	A/D conversion current (VDD)	_	180	_	μА	Average current consumption when A/D is on. (Note 1)
	IREF	VREF input current (Note 2)	_	_	1 40	mA μA	During sampling All other times

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

<sup>2:</sup> VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

### PIC16C7X

#### Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A |

## TABLE 19-7: A/D CONVERTER CHARACTERISTICS: PIC16LC71-04 (COMMERCIAL, INDUSTRIAL)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	NR	Resolution	_	_	8 bits	_	VREF = VDD = 3.0V (Note 1)
	NINT	Integral error	_	_	less than ±2 LSb	_	VREF = VDD = 3.0V (Note 1)
	NDIF	Differential error	_	_	less than ±2 LSb	_	VREF = VDD = 3.0V (Note 1)
	NFS	Full scale error	_	_	less than ±2 LSb	_	VREF = VDD = 3.0V (Note 1)
	Noff	Offset error	_	_	less than ±2 LSb	_	VREF = VDD = 3.0V (Note 1)
	_	Monotonicity	_	guaranteed	_	_	Vss ≤ Ain ≤ Vref
	VREF	Reference voltage	3.0V	_	VDD + 0.3	V	
	Vain	Analog input voltage	Vss - 0.3	_	VREF	V	
	ZAIN	Recommended impedance of analog voltage source	<del>_</del>	_	10.0	kΩ	
	lad	A/D conversion current (VDD)	_	90	_	μА	Average current consumption when A/D is on. (Note 2)
	IREF	VREF input current (Note 3)	_	_	1 10	mA μA	During sampling All other times

<sup>\*</sup> These parameters are characterized but not tested.


<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: These specifications apply if VREF = 3.0V and if VDD  $\geq$  3.0V. VIN must be between VSs and VREF

<sup>2:</sup> When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

<sup>3:</sup> VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

#### FIGURE 19-6: A/D CONVERSION TIMING



Note 1: If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

#### TABLE 19-8: A/D CONVERSION REQUIREMENTS

Parameter	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.							
130	TAD	A/D clock period	2.0		_	μs	
130	TAD	A/D Internal RC Oscillator source					ADCS1:ADCS0 = 11 (RC oscillator source)
			3.0	6.0	9.0	μs	PIC16LC71, VDD = 3.0V
			2.0	4.0	6.0	μs	PIC16C71
131	TCNV	Conversion time (not including S/H time) (Note 1)	_	10TAD	_	_	
132	TSMP	Sampling time	Note 2	20	_	μs	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TcY cycle.

<sup>2:</sup> See Section 13.1 for min conditions.

### PIC16C7X

**NOTES:** 

# 20.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR PIC16C71

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. 'Typical' represents the mean of the distribution while 'max' or 'min' represents (mean +  $3\sigma$ ) and (mean -  $3\sigma$ ) respectively where  $\sigma$  is standard deviation.

FIGURE 20-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE




FIGURE 20-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




FIGURE 20-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




FIGURE 20-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




FIGURE 20-5: TYPICAL IPD VS. VDD WATCHDOG TIMER DISABLED 25°C




TABLE 20-1: RC OSCILLATOR FREQUENCIES

Cext Rext		Average				
Cext	Rext	Fosc @ 5V, 25°C				
20 pf	4.7k	4.52 MHz	±17.35%			
	10k	2.47 MHz	±10.10%			
	100k	290.86 kHz	±11.90%			
100 pf 3.3k		1.92 MHz	±9.43%			
	4.7k	1.49 MHz	±9.83%			
	10k	788.77 kHz	±10.92%			
	100k	88.11 kHz	±16.03%			
300 pf	3.3k	726.89 kHz	±10.97%			
	4.7k	573.95 kHz	±10.14%			
	10k	307.31 kHz	±10.43%			
	100k	33.82 kHz	±11.24%			

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is  $\pm 3$  standard deviation from average value for VDD = 5V.

FIGURE 20-6: TYPICAL IPD VS. VDD
WATCHDOG TIMER ENABLED
25°C






FIGURE 20-7: MAXIMUM IPD VS. VDD WATCHDOG DISABLED




## FIGURE 20-8: MAXIMUM IPD vs. VDD WATCHDOG ENABLED



IPD, with Watchdog Timer enabled, has two components: The leakage current which increases with higher temperature and the operating current of the Watchdog Timer logic which increases with lower temperature. At -40°C, the latter dominates explaining the apparently anomalous behavior.

FIGURE 20-9: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs. VDD



### PIC16C7X

**Applicable Devices** 70 71 71A 72 73 73A 74 74A

FIGURE 20-10: VIH, VIL OF MCLR, TOCKI AND OSC1 (IN RC MODE) vs. VDD




FIGURE 20-11: VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) VS. VDD




FIGURE 20-12: TYPICAL IDD Vs. FREQ (EXT CLOCK, 25°C)




FIGURE 20-13: MAXIMUM, IDD vs. FREQ (EXT CLOCK, -40° TO +85°C)




FIGURE 20-14: MAXIMUM IDD VS. FREQ WITH A/D OFF (EXT CLOCK, -55° TO +125°C)




FIGURE 20-15: WDT TIMER TIME-OUT PERIOD vs. VDD

50 45 40 35 Max, 85°C WDT Period (ms) Max, 70°C 30 25 20 Typ, 25°C Min, 0°C 15 10 Min, -40°C 5 3 VDD (Volts)

FIGURE 20-16: TRANSCONDUCTANCE (gm)
OF HS OSCILLATOR vs. VDD




FIGURE 20-17: TRANSCONDUCTANCE (gm)
OF LP OSCILLATOR vs. VDD




FIGURE 20-18: TRANSCONDUCTANCE (gm)
OF XT OSCILLATOR vs. VDD




FIGURE 20-19: IOH VS. VOH, VDD = 3V




FIGURE 20-20: IOH VS. VOH, VDD = 5V




FIGURE 20-21: IOL VS. VOL, VDD = 3V




FIGURE 20-22: IOL VS. VOL, VDD = 5V




TABLE 20-2: INPUT CAPACITANCE\*

Pin Name	Typical Capacitance (pF)				
	18L PDIP	18L SOIC			
RA port	5.0	4.3			
RB port	5.0	4.3			
MCLR	17.0	17.0			
OSC1/CLKN	4.0	3.5			
OSC2/CLKOUT	4.3	3.5			
TMR0	3.2	2.8			

<sup>\*</sup>All capacitance values are typical at 25°C. A part-topart variation of ±25% (three standard deviations) should be taken into account.

#### 21.0 ELECTRICAL CHARACTERISTICS FOR PIC16C72

#### **Absolute Maximum Ratings †**

<b>5</b> .	
Ambient temperature under bias	55 to +125°C
Storage temperature	-65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.6V to (VDD + 0.6V)
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14V
Total power dissipation (Note 1)	
Maximum current out of Vss pin	\ \
Maximum current into VDD pin	
Input clamp current, Iik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, loκ (V0 < 0 or V0 > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA and PORTB (combined)	200 mA
Maximum current sourced by PORTA and PORTR (combined)	200 mA
Maximum current sunk by PORTC	200 mA
Maximum current sourced by PORTC	200 mA
	✓

**Note 1:** Power dissipation is calculated as follows: Pdis  $\leq$  VDQ x {IQD -  $\sum$  IOH} +  $\sum$  {(VDD - VOH) x IOH} +  $\sum$ (VOI x IOL)

Note 2: Voltage spikes below Vss at the  $\overline{MCLR}$  pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 $\Omega$  should be used when applying a "low" level to the  $\overline{MCLR}$  pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.




TABLE 21-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

၁	PIC16C72-04	PIC18C72-10	PIC16C72-20	PIC16LC72-04	JW Devices
	VDD: 4.0V to 6.0V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	VDD: 3.0V to 6.0V	VDD: 4.0V to 6.0V
٥	IDD: 5 mA max. at 5.5V		IDD: 2.7 mA typ. at 5.5V	IDD: 2.0 mA typ. at 3.0V	
2	IPD: 21 μA max. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 0.9 µA typ. at 3V	IPD: 21 μA max. at 4V
	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.
	VDD: 4.0V to 6.0V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	VDD: 3.0V to 6.0V	VDD: 4.0V to 6.0V
<b>-</b>	IDD: 5 mA max. at 5.5V	IDD: 2.7 mA typ. at 5.5V	IDD: 2.7 mA typ. at 5.5V	IDD: 2.0 mA typ. at 3.0V	IDD: 5 mA max. at 5.5V
	IPD: 21 μA max. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 0.9 µA typ. at 3V	IPD: 21 μA max. at 4V
	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.
	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	(VDD: 4.5V tg/8.5V		VDD: 4.5V to 5.5V
ŭ	IDD: 13.5 mA typ. at 5.5V	IDD: 30 mA max. at 5.5V	100: (30 M/A m/ax at 5.5V)	00 00 00 00 00 00 00 00 00 00 00 00 00	IDD: 30 mA max. at 5.5V
2	IPD: 1.5 μA typ. at 4.5V	IPD: 1.5 μA typ. at 4.5V	IPD: 1.5 μA typ. at 4.5V		IPD: 1.5 μA typ. at 4.5V
	Freq: 4 MHz max.	Freq: 10 MHz max.	Freq: 20 MHz max./	<u> </u>	Freq: 10 MHz max.
	VDD: 4.0V to 6.0V			√νου;∕3:,0∨ to 6.0∨	Vpp: 3.0V to 6.0V
<u> </u>	IDD: 52.5 μA typ. at 32 kHz, 4.0V	V(	about a la a sur ton of	196: , 48 μΑ max. at 32 kHz, 3.0V	po: _48 μA max. at 32 kHz, 3.0V   IDD: _48 μA max. at 32 kHz, 3.0V
5	IPD: 0.9 µA typ. at 4.0V		DO HOL USE III EL HOU	1РБ;/ 5∕0 µДлтах. at 3.0V	IPD: 5.0 μA max. at 3.0V
	Freq: 200 kHz max.			F∕req: ≱00∕kHz'max.	Freq: 200 kHz max.
The sha	The shaded sections indicate oscillator selections when the shaded sections when the shaded sections when the shaded sections when the shaded sections is a section of the shaded sections when the shaded sections is a section of the shaded sections are sections.	ections which are tested for fund	ctionality, but not for MIN/MAX	nich are tested for functionality, but not for MIN/MXX specifications. It is recommended that the user select the device type	that the user select the device type
that ensi	that ensures the specifications required.				Di
				\ \ \	EV
				< \> \	
				/ < \	<b>,</b>
				\ \ \	
					4
				\(\sigma\)	

#### 21.1 DC Characteristics:

PIC16C72-04 (Commercial, Industrial, Automotive<sup>(6)</sup>) PIC16C72-10 (Commercial, Industrial, Automotive<sup>(6)</sup>) PIC16C72-20 (Commercial, Industrial, Automotive<sup>(6)</sup>)

DC CHAI	RACTERISTICS		<b>Standa</b> Operati	-		ure -4 -4	itions (unless otherwise stated)  0°C ≤ TA ≤ +125°C for automotive,  0°C ≤ TA ≤ +85°C for industrial and  C ≤ TA ≤ +70°C for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001 D001A	Supply Voltage	VDD	4.0 4.5	-	6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration
D002	RAM Data Retention Voltage (Note 1)	VDR	-	1.5*	-	V	Device in SLEEP mode
D003	VDD start voltage to ensure Power-on Reset	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004	VDD rise rate to ensure Power-on Reset	SVDD	0.05*	-	-	V/ms	See section on Power-on Reset for details
D010	Supply Current (Note 2,5)	IDD	-	2.7	5	mA	XT, RC osc configuration (PIC16C72-04) Fosc = 4 MHz, VDD = 5.5V (Note 4)
D013			-	13.5	30 <	mA	HS osc configuration (PIC16C72-20) FOSC = 20 MHz, VDD = 5.5V
D015	Brown-out Reset Current (Note 7)	ΔIBOR	-	300*	500	μА	BOR enabled VDD = 5.0V
D020 D021 D021A D021B	Power-down Current (Note 3,5)	IPD <		10.5 1.5 1.5	42 21 24 TBD	μΑ΄ μΑ μΑ μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -0°C to +70°C VDD = 4.0V, WDT disabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -40°C to +125°C
D023	Brown-out Reset Current	Δlbor	/-/	300*	500	μΑ	BOR enabled VDD = 5.0V

\* These parameters are characterized but not tested.

(Note 7)

- † Data in "Typ" column is at 5V,25 C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
    - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
    - $\overline{MCLR} = VDD$ , WDT enabled/disabled as specified.
  - 3 The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSs.
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
  - 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
  - 6: Automotive operating range is Advanced information for this device.
  - 7: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IDD measurement.

#### 21.2 DC Characteristics: PIC16LC72-04 (Commercial, Industrial, Automotive<sup>(6)</sup>)

			Standa	ard Ope	erating	-	itions (unless otherwise stated)
			Operat	ing tem	peratu	ıre -40	D°C ≤ TA ≤ +125°C for automotive,
DC CHA	ARACTERISTICS					-40	0°C ≤ TA ≤ +85°C for industrial and
						0°0	C ≤ TA ≤ +70°C for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001	Supply Voltage	VDD	3.0	-	6.0	V	LP, XT, RC osc configuration (DC - 4/MHz)
D002	RAM Data Retention Voltage (Note 1)	VDR	-	1.5*	-	V	Device in SLEEP mode
D003	VDD start voltage to ensure Power-on Reset	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004	VDD rise rate to ensure Power-on Reset	SVDD	0.05*	-	-	V/ms	See section on Power-on Reset for details
D010	Supply Current (Note 2,5)	IDD	-	2.0	3.8	mA	XT, RC osc configuration FOSC = 4 MHZ, VDD = 3.0V (Note 4)
D010A			-	22.5	48	μΑ	LP osc configuration Fosc = 32 kHz, Vpo = 3.0V, WDT disabled
D015	Brown-out Reset Cur- rent (Note 7)	ΔIBOR	-	300*	500	μA 	BOR enabled VDD = 3.0V
D020	Power-down Current	IPD	-	7.5	30	μA	VDD = 3.0√, WDT enabled, -40°C to +85°C
D021	(Note 3,5)		-	0.9	5	/ Ayr	VDD = 3,0V, WDT disabled, 0°C to +70°C
D021A			-	0.9	5	μÀ	VpD ≥3.0V, WDT disabled, -40°C to +85°C
D021B			-	0.9	10/	JuA )	VDD = 3.0V, WDT disabled, -40°C to +125°C
D023	Brown-out Reset Cur- rent (Note 7)	$\Delta$ lbor	-	300*	500	μA	BOR enabled VDD = 3.0V

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
    - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
    - MCLR = VDØ; WDT\enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
  - 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
  - 6: Automotive operating range is Advanced information for this device.
  - 7: The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

#### 21.3 DC Characteristics:

DC CHARACTERISTICS

PIC16C72-04 (Commercial, Industrial, Automotive<sup>(4)</sup>) PIC16C72-10 (Commercial, Industrial, Automotive<sup>(4)</sup>) PIC16C72-20 (Commercial, Industrial, Automotive<sup>(4)</sup>) PIC16LC72-04 (Commercial, Industrial, Automotive<sup>(4)</sup>)

Standard Operating Conditions (unless otherwise stated)

Operating temperature  $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$  for automotive,

-40°C ≤ TA ≤ +85°C for industrial and

 $0^{\circ}C \leq TA \leq +70^{\circ}C$  for commercial

Operating voltage VDD range as described in DC speg Section 21.1

and Section 21.2.

	and Section 21.2.												
Param No.	Characteristic	Sym	Min	Typ +	Max	Units	Conditions						
NO.													
	Input Low Voltage												
	I/O ports	VIL					V \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \						
D030	with TTL buffer		Vss	-	0.5V	V<							
D031	with Schmitt Trigger buffer		Vss	-	0.2VDD	V `	\						
D032	MCLR, RA4/T0CKI,OSC1 (in RC		Vss	-	0.2VDØ	V							
	mode)					1							
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3VD	V	Notes						
	Input High Voltage			7		\ \ \ /							
	I/O ports	ViH		- `									
D040	with TTL buffer		2.0	-	XDD		4.5 ≤ VDD ≤ 5.5V						
D040A			0.8VD	1	YDD .	⊳ v	For VDD > 5.5V or VDD < 4.5V						
D041	with Schmitt Trigger buffer		0,8VD	\ <u></u>	VDD	V	For entire VDD range						
D042	MCLR, RA4/T0CKI, RC7:RC4, RB0/		0.8VDD	\ - \	) DD	V							
	INT				ľ								
D042A	OSC1 (XT, HS and LP)	/ /	0.7VQD	<u>\</u>	VDD	V	Note1						
D043	OSC1 (in RC mode)	1/	0'3/DB	-	VDD	V							
D070	PORTB weak pull-up current	<b>JPURB</b>	50	250	†400	μΑ	VDD = 5V, VPIN = VSS						
	Input Leakage Current (Notes 2, 3)												
D060	I/O ports	\ IIL\	ľ -	-	±1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at hi-						
		$\langle \ \rangle$					impedance						
D061	MCLR, RA4/T0CKI	, ~	-	-	±5	μΑ	Vss ≤ Vpin ≤ Vdd						
D063	OSC1		-	-	±5	μA	Vss ≤ VPIN ≤ VDD, XT, HS and						
							LP osc configuration						
	Output Low Voltage						-						
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V,						
							-40°C to +85°C						
D080A			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5V,						
	$\backslash \backslash \backslash \backslash \rangle$						-40°C to +125°C						
D083	QSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V,						
	1) \> '						-40°C to +85°C						
D083A	/  / ~		-	-	0.6	V	IOL = 1.2 mA, VDD = 4.5V,						
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1						-40°C to +125°C						
<u> </u>	to in "Typ" column is at 51/ 25°C unles	<b>-</b>	·	<b>'</b>	<u> </u>	·							

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as coming out of the pin.
- 4: Automotive operating range is Advanced information for this device.

© 1995 Microchip Technology Inc. Preliminary DS30390B-page 201

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

DC CHARACTERISTICS

#### **Applicable Devices** 70 71 71A 72 73 73A 74 74A

#### Standard Operating Conditions (unless otherwise stated)

Operating temperature  $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$  for automotive,


 $-40^{\circ}$ C  $\leq$  TA  $\leq$  +85 $^{\circ}$ C for industrial and

 $0^{\circ}$ C  $\leq$  TA  $\leq$  +70 $^{\circ}$ C for commercial

Operating voltage VDD range as described in DC spec Section 21.1 and Section 21.2


		and Se	ction 21.2				
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions
No.				†			
	Output High Voltage						
D090	I/O ports (Note 3)	Vон	VDD - 0.7	-	-	V	IOH = -3.0 mA, VDD = $4.5$ V,
							-40°C to +85°C
D090A			VDD - 0.7	-	-	V	IOH = -2.5  mA, VDD = 4.5V,
							-40°C to +125°C
D092	OSC2/CLKOUT (RC osc config)		VDD - 0.7	-	-	V	IOH = 1.3  mA, VDD = 4.5V,
							-40°C to +85°C
D092A			VDD - 0.7	-	-	V	IOH = -1.0  m/A, VDD = 4.5V,
							-40°C to +125°C ~
	Capacitive Loading Specs on Out-						
	put Pins						\\ \\ \\ \\ \
D100	OSC2 pin	Cosc <sub>2</sub>	-	-	15	p₹	ᡟᡤ メᡘᠯ, ᢣᡰᢒ and LP modes
						\	when external clock is used to
					_ \	\ '	drive OSC1.
D101	All I/O pins and OSC2 (in RC mode)	Cıo	-	<u> </u>	50	P pF	, and the second
D102	SCL, SDA in I <sup>2</sup> C mode	Св		- \	400	pF	

- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as coming out of the pin.
  - 4: Automotive operating range is Advanced information for this device.




#### 21.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:




#### FIGURE 21-1: LOAD CONDITIONS



#### 21.5 <u>Timing Diagrams and Specifications</u>

#### FIGURE 21-2: EXTERNAL CLOCK TIMING



**TABLE 21-2: CLOCK TIMING REQUIREMENTS** 

D	0	Ohttt		T 4	NA	1114	
Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
	Fos	External CLKIN Frequency	DC	_	4	MHz	XT and RC osc mode
		(Note 1)	DC	_	4	MHZ	HS osc mode (PIC16C72-04)
			DC	_	20	MHz\	H8 ose mode (PIC16C72-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	-/	4	MHz	RC osc mode
		(Note 1)	0.1	_ \	<b>\\4</b>	MHz	XT osc mode
			4	$ \langle \lambda  $	\	MHz	HS osc mode (PIC16C72-04)
			4_^	$\langle + \rangle$	ne>	MHz	HS osc mode (PIC16C72-10)
			4		20	MHz	HS osc mode (PIC16C72-20)
			5		200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	$\rightarrow$	_	ns	XT and RC osc mode
		(Note 1)	250	\ \ \ \ \ \	_	ns	HS osc mode (PIC16C72-04)
			100	ĺ –	_	ns	HS osc mode (PIC16C72-10)
			<b>√</b> 50	_	_	ns	HS osc mode (PIC16C72-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (PIC16C72-04)
			100	_	250	ns	HS osc mode (PIC16C72-10)
		$\langle \rangle \setminus \langle \rangle$	50	_	250	ns	HS osc mode (PIC16C72-20)
		$\sim$	5	_	_	μs	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	200	_	DC	ns	Tcy = 4/Fosc
3 /	TosL)	External Clock in (OSC1) High or	50	_	_	ns	XT oscillator
	TosH	Low Time	2.5	_	_	μs	LP oscillator
			10	_	_	ns	HS oscillator
4	√osβ,	External Clock in (OSC1) Rise or	_	_	25	ns	XT oscillator
	TosF	Fall Time	—	_	50	ns	LP oscillator
			—	-	15	ns	HS oscillator
		1 ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '	•				

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 21-3: CLKOUT AND I/O TIMING




TABLE 21-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
No.	•							
10*	TosH2ckL	OSC1↑ to CLKOUT↓		>-	15	30	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑		_	15	30	ns	Note 1
12*	TckR	CLKOUT rise time		_	5	15	ns	Note 1
13*	TckF	CLKOUT fall time		_	5	15	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out valid		_	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOU	1	0.25Tcy + 25	_	_	ns	Note 1
16*	TckH2ioI	Port in hold after CLKOUT	<b>A</b>	0		_	ns	Note 1
17*	TosH2ioV	OSC17 (Q1 cycle) to Port out valid		_	_	80 - 100	ns	
18*	TosH2iol	QSC11 (Q2 cycle) to Port input invalid (I/O in hole	d time)	TBD	_	_	ns	
19*	TioV2osH	Port input valid to OSC11 (I	/O in setup time)	TBD		_	ns	
20*	TjøR /	Port output rise time	PIC16C72	_	10	25	ns	
			PIC16LC72	_	_	60	ns	
21*/	TioF	Port output fall time	PIC16C72	_	10	25	ns	
		<b>▽</b> [	PIC16LC72	_	_	60	ns	
22++*	Tinp	INT pin high or low time		20	_	_	ns	
23††*	Trbp	RB7:RB4 change INT high	or low time	20	_	_	ns	

<sup>\*</sup> These parameters are characterized but not tested.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

© 1995 Microchip Technology Inc. **Preliminary** DS30390B-page 205

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>††</sup> These parameters are asynchronous events not related to any internal clock edges.

FIGURE 21-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 21-5: BROWN-OUT RESETTIMING




TABLE 21-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter	Sym <	Characteristic	Min	Typ†	Max	Units	Conditions
No.							
30	TmcL	MCLR Pulse Width (low)	1	_	_	μs	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7*	18	33*	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
32	Tost	Oscillation Start-up Timer Period		1024Tosc			Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period	28*	72	132*	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
34	Tioz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset			1.1	μs	
35	TBOR	Brown-out Reset pulse width	100	_	_	μs	$3.8V \le VDD \le 4.2V$

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 21-6: TIMERO AND TIMER1 CLOCK TIMINGS




TABLE 21-5: TIMERO AND TIMER1 CLOCK REQUIRÉMENTS

Param No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler		0.5TcY + 20*	_	_	ns	
			With Prescaler		10*	_	_	ns	
41	TtOL	T0CKI Low Pulse	No Prescaler		0.5Tcy + 20*	_	_	ns	
		Width	With Prescaler	$\overline{\ \ }$	10*	_	_	ns	
42	Tt0P	T0CKI Period	\	$\langle \rangle$	Greater of:	_	—	ns	N = prescale value
				> `	20μs or <u>Tcy + 40</u> * N				(1, 2, 4,, 256)
45	Tt1H	T1CKI High Time	Synchronous, I	no prescaler	0.5Tcy + 20	_	_	ns	
			Synchronous,	PIC16C72	10*	_	_	ns	
			with prescaler	PIC16LC72	20*	_	_		
			Asynchronous		2Tcy	_	_	ns	
46	Tt1L <	T1CKI Low Time	Synchronous, i	no prescaler	0.5Tcy + 20	_	_	ns	
			Synchronous,	PIC16C72	10*	_	_	ns	
			with prescaler	PIC16LC72	20*	_	_		
		*	Asynchronous		2Tcy	_	_	ns	
47	Tt1P	T1CKI input period	Synchronous		Greater of: 20μs or <u>TCY + 40</u> * N	_	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		Greater of: 20μs or 4Tcy	_	_	ns	
	Ft1	Timer1 oscillator inp (oscillator enabled l		•	DC	_	200	kHz	
48	Tcke2tmrl	Delay from external	clock edge to t	imer increment	2Tosc	-	7Tosc	_	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### FIGURE 21-7: CAPTURE/COMPARE/PWM TIMINGS (CCP1)




TABLE 21-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1)

Param No.	Sym	Characteristic		Min	Tac	Max	Units	Conditions
50	TccL	CCP1 input low time	No Prescaler	0.5Tev + 20*	$\downarrow \downarrow$	_	ns	
			With Prescaler PIC16C72	10"	<del></del>	_	ns	
			PIC16LC72	20*	_	_	ns	
51	TccH	CCP1 input high time	No Prescaler	0.5Tcy + 20*	_	_	ns	
			With Prescaler PIC16C72	10*	_	_	ns	
			PIC 161C72	20*	l		ns	
52	TccP	CCP1 input period		3Tcy + 40* N		_	ns	N = prescale value (1,4 or 16)
53	TccR	CCP1 output rise time		_	10	25	ns	
54	TccF	CCP1 output fall time		_	10	25	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5%, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



FIGURE 21-8: SPI MODE TIMING




TABLE 21-7: SPI MODE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input	Tcy	_	_	ns	
71	TscH	SCK/input high time (slave mode)	Tcy + 20	_	_	ns	
72	TscL	SCK input low time (slave mode)	Tcy + 20	_	_	ns	
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	Tcy	_	_	ns	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	0.5Tcy	_	_	ns	
75	TdøR	SDO data output rise time		10	25	ns	
76	TOOF	SDO data output fall time	_	10	25	ns	
77	TssH2doZ	SS↓ to SDO output hi-impedance	10	_	50	ns	
78	TscR	SCK output rise time (master mode)	_	10	25	ns	
79	TscF	SCK output fall time (master mode)		10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge	_	_	50	ns	

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

© 1995 Microchip Technology Inc. **Preliminary** DS30390B-page 209

#### FIGURE 21-9: I<sup>2</sup>C BUS START/STOP BITS TIMING






TABLE 21-8: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS

Parameter	Sym	Characteristic		Min	Тур	Max	Units	Conditions
No.						$\triangle$		V / V
90	Tsu:sta	START condition	100 kHz mode	4700	_	F	กร	Only relevant for repeated START
		Setup time	400 kHz mode	600			13	condition
91	THD:STA	START condition	100 kHz mode	4000	F	<b>_</b>	ns	After this period the first clock
		Hold time	400 kHz mode	600			116	pulse is generated
92	Tsu:sto	STOP condition	100 kHz mode	4700	F	$\overline{}$	ns	
		Setup time	400 kHz mode	600	£	<u></u>	113	
93	THD:STO	STOP condition	100 kHz møde	4000	_/	7-	ns	
		Hold time	400 kHz mode	\6\bgo\	$\rightarrow$	_	113	



#### FIGURE 21-10: I<sup>2</sup>C BUS DATA TIMING



#### TABLE 21-9: I<sup>2</sup>C BUS DATA REQUIREMENTS

Parameter	Sym	Characteristic		Min	Max	Units	Conditions
No.	Sylli	Characteristic		IVIIII	IVIAX	Units	Conditions
100	THIGH	Clock high time	100 kHz mode	4.0	1	μs	PIC16C72 must operate at a prinimum of 1.5 MHz
			400 kHz mode	0.6	_ \	us	PIC16C72 must operate at a minimum of 10 MHz
			SSP Module	1.5TCY	7-/		
101	TLOW	Clock low time	100 kHz mode	47		μs	PIC16C72 must operate at a minimum of 1.5 MHz
			400 kHz mode	7.3	<i>&gt;</i> –	μs	PIC16C72 must operate at a minimum of 10 MHz
			SSP Module	1.5TeV	_		
102	Tr	SDA and SCL rise	100 kHz mode	$\overline{}$	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
103	TF	SDA and SCL fall time	100 kHz mode	_	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
90	Tsu:sta	START condition	100 kHz mode	4.7	_	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	_	μs	START condition
91	THD:STA	START condition hold	100 kHz mode	4.0	_	μs	After this period the first clock
		time	400 kHz mode	0.6	_	μs	pulse is generated
106	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data input setup time	100 kHz mode	250	_	ns	Note 2
	\ \ \	<b>\</b>	400 kHz mode	100	_	ns	
92	Tsu:sto	STOP condition setup	100 kHz mode	4.7	_	μs	
	/ /	time	400 kHz mode	0.6	_	μs	
109	TAA	Output valid from	100 kHz mode	_	3500	ns	Note 1
	$\langle \ \rangle$	clock	400 kHz mode	_	_	ns	
110	TBUF	Bus free time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3	_	μs	before a new transmission can start
	Cb	Bus capacitive loading		_	400	pF	

- Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
  - 2: A fast-mode l<sup>2</sup>C-bus device can be used in a standard-mode l<sup>2</sup>C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode l<sup>2</sup>C bus specification) before the SCL line is released.

© 1995 Microchip Technology Inc. Preliminary DS30390B-page 211

#### TABLE 21-10: SERIAL PORT SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	PIC16C72	_	_	50	ns	
		Clock high to data out valid	PIC16LC72	_	_	100	ns	
121	Tckrf	Clock out rise time and fall time	PIC16C72	_	_	25	ns	
		(Master Mode)	PIC16LC72	_	_	50	ns	_
122	Tdtrf	Data out rise time and fall time	PIC16C72	_	_	25	ns	
			PIC16LC72	_	_	50	ns	

<sup>†:</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### TABLE 21-11: SERIAL PORT SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	$\nearrow$	Vinits	Conditions
125	TdtV2ckl	SYNC RCV (MASTER & SLAVE) Data hold before CK ↓ (DT hold time)	15	7			ns	
126	TckL2dtl	Data hold after CK ↓ (DT hold time)	15 🦯	_	$\nabla_{\wedge}$	$\overline{}$	ns	

#### TABLE 21-12: A/D CONVERTER CHARACTERISTICS:

PIC16C72-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$ ) PIC16C72-10 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$ ) PIC16C72-20 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$ )

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	NR	Resolution	_	_	8-bits	_	$VREF = VDD = 5.12V$ , $VSS \le AIN \le VREF$
	NINT	Integral error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	NDIF	Differential error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	NFS	Full scale error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	Noff	Offset error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	_	Monotonicity	_	guaranteed	_	_	VSS AIN VREF
	VREF	Reference voltage	3.0V	_	VDD + 0.3	V	
	VAIN	Analog input voltage	Vss - 0.3	_	VREF + 0.3	\v/	
	ZAIN	Recommended impedance of analog voltage source	_	_	10.0	κΩ	
	IAD	A/D conversion cur- rent (VDD)	_	180		μΑ	Average current consumption when A/D is on. (Note 1)
	IREF	VREF input current (Note 2)	_		10	mA μA	During sampling All other times

- \* These parameters are characterized but not tested
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
  - 2: VREF current is from RA3 pin or VDD pin, whicheven is selected as reference input.
  - 3: Automotive operating range is Advanced information for this device.






TABLE 21-13: A/D CONVERTER CHARACTERISTICS: PIC16LC72-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE<sup>(4)</sup>)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	NR	Resolution	_	_	8-bits	_	VREF = VDD = 3.0V (Note 1)
	NINT	Integral error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	NDIF	Differential error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	NFS	Full scale error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	Noff	Offset error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	_	Monotonicity	_	guaranteed	_	_	VSS ≤ AIN ≤ VREF
	VREF	Reference voltage	3.0V	_	VDD + 0.3	V	
	Vain	Analog input voltage	Vss - 0.3	_	VREF + 0.3	V	
	ZAIN	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
	IAD	A/D conversion current (VDD)	_	90	- <	μΑ	Average current consumption when A/D is on. (Note 2)
	IREF	VREF input current (Note 3)	_		10	π <sub>Q</sub> A μA	During sampling All other times

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: These specifications apply if VREF = 3.0V and if Vpp ≥ 3.0V Vin must be between Vss and VREF
  - 2: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
  - 3: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.
  - 4: Automotive operating range is Advanced information for this device.



#### FIGURE 21-11: A/D CONVERSION TIMING



#### TABLE 21-14: A/D CONVERSION REQUIREMENTS

Parameter	Sym	Characteristic	Min 🔨	TXXPT	Max	Units	Conditions
No.					>		
130	TAD	A/D clock period	1.6	1/4/	_	μs	VREF ≥ 3.0V
			2.0		_	μs	VREF full range
130	TAD	A/D Internal RC					ADCS1:ADCS0 = 11
		Oscillator source					(RC oscillator source)
			3.0	6.0	9.0	μs	PIC16LC72, VDD = 3.0V
			2.0	4.0	6.0	μs	PIC16C72
131	TCNV	Conversion time	7	9.5TAD	_	_	
		(not including 8/H					
		time) (Note 1)					
132	Tsyr	Sampling time	Note 2	20	_	μs	

<sup>\*</sup> These parameters are characterized but not tested.

Note 1. ADRES register may be read on the following Tcy cycle.

2: See Section 137 for min conditions.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NOTES:



### 22.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR PIC16C72

### **NOT AVAILABLE AT THIS TIME**

# PIC16C7X

Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A |

NOTES:

### 23.0 ELECTRICAL CHARACTERISTICS FOR PIC16C73/74

### **Absolute Maximum Ratings †**

Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.6V to (VDD + 0.6V)
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	
Input clamp current, IIK (VI < 0 or VI > VDD)	±20 mA
Output clamp current, Iok (V0 < 0 or V0 > VDD)	±20 mA
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (combined) (Note 3)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (combined) (Note 3)	200 mA
Maximum current sunk by PORTC and PORTD (combined) (Note 3)	200 mA
Maximum current sourced by PORTC and PORTD (combined) (Note 3)	200 mA
Note 1: Power dissipation is calculated as follows: Pdis ≤ VDQ x {IQD - ∑ IOH} + ∑ {(VDD -	VOH) $x$ IOH} + $\Sigma$ (VOI $x$ IOL)

**Note 1:** Power dissipation is calculated as follows: Pdis  $\leq$  VDQ x {IDQ -  $\sum$  IOH} +  $\sum$  {(VDD - VOH) x IOH} +  $\sum$ (VOI x IOL)

Note 2: Voltage spikes below Vss at the  $\overline{MCLR}$  pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 $\Omega$  should be used when applying a "low" level to the  $\overline{MCLR}$  pin rather than pulling this pin directly to Vss.

Note 3: PORTD and PORTE are not implemented on the PIC16C73.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.




TABLE 23-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

>					
osc	PIC16C73-04 PIC16C74-04	PJC16C73-10 PIC16C74-10	PIC16C73-20 PIC16C74-20	PIC16LC73-04 PIC16LC74-04	JW Devices
RC	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 µA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 µA typ. at 4V Freq: 4 MHz max.	VDD: 3.0V to 6.0V IDD: 2.0 mA typ. at 3.0V IPD: 0.9 µA typ. at 3V Freq: 4 MHz max.	Vbb: 4.0V to 6.0V lbb: 5 mA max. at 5.5V lpb: 21 μA max. at 4V Freq: 4 MHz max.
±×	VbD: 4.0V to 6.0V lbD: 5 mA max. at 5.5V lpD: 21 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 µA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 µA typ. at 4V Freq: 4 MHz max.	VDD: 3.0V to 6.0V IDD: 2.0 mA typ. at 3.0V IPD: 0.9 μA typ. at 3V Freq: 4 MHz max.	VbD: 4.0V to 6.0V lbD: 5 mA max. at 5.5V lpD: 21 µA max. at 4V Freq: 4 MHz max.
HS	Vbb: 4.5V to 5.5V lbb: 13.5 mA typ. at 5.5V lpb: 1.5 μA typ. at 4.5V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.5 µA typ. at 4.5V Freq: 10 MHz max.	VDe: 4.5V to 5/5V IDD: 30 μ/Α/max.at 5/5V IPD: 1.5 μΑ typ. at 4.5V Freq: 20 MHz μax.	Do not use in HS mode	Vbb: 4.5V to 5.5V lbb: 30 mA max. at 5.5V lpb: 1.5 µA typ. at 4.5V Freq: 10 MHz max.
LP	VDD: 4.0V to 6.0V IDD: 52.5 μA typ. at 32 kHz, 4.0V IPD: 0.9 μA typ. at 4.0V Freq: 200 kHz max.	Do not use in LP mode	Do not use in LP mode	VDpc: 3;0V to 6:0V MDC: 46 μA max. at 32 kHz, 3:0V IPpc: 73.5 μA max. at 3:0V Freq: /200 kHz max.	Vop: 3.0V to 6.0V Vop: 3.0V to 6.0V Vop: 3.0V to 6.0V Vop: 3.0V lob: 48 μA max. at 3.0V IPD: 13.5 μA max. at 3.0V Freq: 200 kHz max.
at en	The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX spedfications. It is recommended that the user select the device type that ensures the specifications required.	ections which are tested for fu	nctionality, but not for MIN/MA.	X specifications. It is recommended to	that the user select the device type

23.1 DC Characteristics: PIC16C73-04 (Commercial, Industrial)

PIC16C74-04 (Commercial, Industrial) PIC16C73-10 (Commercial, Industrial) PIC16C74-10 (Commercial, Industrial) PIC16C73-20 (Commercial, Industrial) PIC16C74-20 (Commercial, Industrial)

DC CHA	ARACTERISTICS		<b>Standa</b> Operati	•		ire -4	itions (unless otherwise stated) 0°C ≤ TA ≤ +85°C for industrial and C ≤ TA ≤ +70°C for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001 D001A	Supply Voltage	VDD	4.0 4.5	-	6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration
D002	RAM Data Retention Voltage (Note 1)	VDR	-	1.5*	-	V	Device in SLEEP mode
D003	VDD start voltage to ensure Power-on Reset	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004	VDD rise rate to ensure Power-on Reset	SVDD	0.05*	-	-	V/ms_	See section on Power-on Reset for details
D010	Supply Current (Note 2,5)	IDD	-	2.7	5	mA	XT RC osc configuration (PIC16C74-04) FOSC = 4 MHz, VDD = 5.5V (Note 4)
D013			-	13.5	30	mA	HS osc configuration (PIC16C74-20) FOSC = 20 MHz, VDD = 5.5V
D020 D021 D021A	Power-down Current (Note 3,5)	IPD		10.5 1.5 1.5	42 21 24	μΑ μΑ μΑ	VDD = $4.0V$ , WDT enabled, $-40^{\circ}$ C to $+85^{\circ}$ C VDD = $4.0V$ , WDT disabled, $-0^{\circ}$ C to $+70^{\circ}$ C VDD = $4.0V$ , WDT disabled, $-40^{\circ}$ C to $+85^{\circ}$ C

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all low measurements in active operation mode are:

- OSC1 = external square waye, from rail to rail; all I/O pins tristated, pulled to VDD
- MCLR = VDD; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4. For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Time 1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.

© 1995 Microchip Technology Inc. **Preliminary** DS30390B-page 221

23.2 DC Characteristics: PIC16LC73-04 (Commercial, Industrial) PIC16LC74-04 (Commercial, Industrial)

DC CHA	RACTERISTICS		<b>Standa</b> Operat	-	-	-	itions (unless otherwise stated)  °C ≤ TA ≤ +85°C for industrial and  C ≤ TA ≤ +70°C for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001	Supply Voltage	Vdd	3.0	-	6.0	V	LP, XT, RC osc configuration (DC - 4 MHz)
D002	RAM Data Retention Voltage (Note 1)	VDR	-	1.5*	-	V	Device in SLEEP mode
D003	VDD start voltage to ensure Power-on Reset	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004	VDD rise rate to ensure Power-on Reset	SVDD	0.05*	-	-	V/ms	See section on Power on Reset for details
D010 D010A	Supply Current (Note 2,5)	IDD	-	2.0	3.8	mA μA	XT, RC osc configuration  FOSC = 4 MHz, VDD = 3.0V (Note 4)  LP osc configuration  FOSC = 32 kHz, VDD = 3.0V, WDT disabled
D020 D021 D021A	Power-down Current (Note 3,5)	IPD	-	7.5 0.9 0.9	30 13.5 18	μΑ μΑ ⁄μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C VDD = 3.0V, WDT disabled, 0°C to +70°C VDD = 3.0V, WDT disabled, -40°C to +85°C

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEER mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
    - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
    - MCLR = VDD; WDT enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
  - 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.



23.3 DC Characteristics:

PIC16C73-04 (Commercial, Industrial)

PIC16C74-04 (Commercial, Industrial)

PIC16C73-10 (Commercial, Industrial)

PIC16C74-10 (Commercial, Industrial)

PIC16C73-20 (Commercial, Industrial)

PIC16C74-20 (Commercial, Industrial)

PIC16LC73-04 (Commercial, Industrial)

PIC16LC74-04 (Commercial, Industrial)

DC CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)

Operating temperature -40°C ≤ TA ≤ +85°C for industrial and

0°C ≤ TA ≤ +70°C for commercial

Operating voltage VDD range as described in DC spec Section 23.1 and

		Section		e vo	D range	as ues	cribed in DC spec Section 23.1 and
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions
No.				†			
	Input Low Voltage						\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	I/O ports	VIL				_	
D030	with TTL buffer		Vss	-	0.5V	\ V\	
D031	with Schmitt Trigger buffer		Vss	-	0.2VDD	J	
D032	MCLR, RA4/T0CKI,OSC1		Vss	-	0.2VgD	\V	\ ' \ ~
	(in RC mode)				$\sim$		
D033	OSC1 (in XT, HS and LP)		Vss	- 4	0.3VDD	1 /	Note1
	Input High Voltage						
	I/O ports	VIH	_ `	\ <u>-</u>			
D040	with TTL buffer		2.0	-/	NOD ,	√\/	$4.5V \le VDD \le 5.5V$
D040A			0.8VDQ	/-	(day	V	For VDD > 5.5V or VDD < 4.5V
D041	with Schmitt Trigger buffer	/	0.8VbD	<b>\</b> -\	/ App	V	For entire VDD range
D042	MCLR, RA4/T0CKI, RC7:RC4,	_ \	DaVB.B	/-/	/VDD	V	
	RD7:RD4, RB0/INT	$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$		$\downarrow \rangle$			
D042A	RE2:RE0, OSC1 (XT, HS and LP)		0.7VDb	-	VDD	V	Note1
D043	OSC1 (in RC mode)		0.9VDD	-	VDD	V	
D070	PORTB weak pull-up current	IPURB	50	250	400	μΑ	VDD = 5V, VPIN = VSS
	Input Leakage Current	$ /\rangle$					
D060	(Notes 2, 3) I/O ports			_	±1		Vss ≤ VPIN ≤ VDD, Pin at hi-imped-
D000	livo ports	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	_	-	工1	μΑ	ance
D061	MCLR, RA4/TOCKI		_	_	±5	μA	Vss ≤ VPIN ≤ VDD
D063	OSC1		_	_	±5	μΑ	Vss ≤ VPIN ≤ VDD, XT, HS and LP osc
2000					0	μι	configuration
	Output Low Voltage						
D080 /	I/O ports	Vol	_	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V,
//	(h) \>						-40°C to +85°C
D083 \	OSC2/CLKOÙT (RC osc config)		-	-	0.6	V	IOL = 1.6  mA, VDD = 4.5V,
							-40°C to +85°C

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

© 1995 Microchip Technology Inc. Preliminary DS30390B-page 223

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

<sup>2:</sup> The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

<sup>3:</sup> Negative current is defined as coming out of the pin.


DC CHA	RACTERISTICS	Operati	ng tempe	ratur	e -4 0°	O°C `	nless otherwise stated)  ≤ TA ≤ +85°C for industrial and  ≤ TA ≤ +70°C for commercial  cribed in DC spec Section 23.1 and
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions
No.				T			
	Output High Voltage						
D090	I/O ports (Note 3)	Vон	VDD - 0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C
D092	OSC2/CLKOUT (RC osc config)		VDD - 0.7	-	-	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C
	Capacitive Loading Specs on						
	Output Pins						
D100	OSC2 pin	Cosc <sub>2</sub>	-	-	15	pF	In XT, HS and LP modes when external clock is used to drive QSC1.
D101	All I/O pins and OSC2 (in RC	Cio	-	_	50	pF	2
D102	mode) SCL, SDA in I <sup>2</sup> C mode	Св	-	-	400	pF	

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.


2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin,




### 23.4 **Timing Parameter Symbology**

The timing parameter symbols have been created following one of the following formats:




# FIGURE 23-1: LOAD CONDITIONS



### 23.5 <u>Timing Diagrams and Specifications</u>

### FIGURE 23-2: EXTERNAL CLOCK TIMING



### **TABLE 23-2: CLOCK TIMING REQUIREMENTS**

Parameter	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.	Oyın	Gilaracteristic	141111	1961	IVIAX	Oilles	Canantons
	Fos	External CLKIN Frequency	DC		4	MHz	XT and RC osc mode
		(Note 1)	DC	_	4	MHX	HS osc mode (PIC16C73-04,
						\ \	PIC16C74-04)
			DC		20	MHz	HS osc mode (PIC16C73-20, PIC16C74-20)
			DC	_\	200	kHz	LP osc mode
		Oscillator Frequency	DC	$\langle \uparrow \rangle$	X -	MHz	RC osc mode
		(Note 1)	0.1	/ /	( )	MHz	XT osc mode
			4	_/	4	MHz	HS osc mode (PIC16C73-04, PIC16C74-04)
			4		10	MHz	HS osc mode (PIC16C73-10, PIC16C74-10)
			A	$\rightarrow$	20	MHz	HS osc mode (PIC16C73-20, PIC16C74-20)
			5	> _	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250		_	ns	XT and RC osc mode
		(Note 1)	<sup>250</sup>	_	_	ns	HS osc mode (PIC16C73-04, PIC16C74-04)
			100	_	_	ns	HS osc mode (PIC16C73-10, PIC16C74-10)
			50	_	_	ns	HS osc mode (PIC16C73-20, PIC16C74-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250		_	ns	RC osc mode
	_ \	(Note 1)	250	_	10,000	ns	XT osc mode
	$\bigcirc$		250	_	250	ns	HS osc mode (PIC16C73-04, PIC16C74-04)
			100	_	250	ns	HS osc mode (PIC16C73-10, PIC16C74-10)
	$\searrow$		50	_	250	ns	HS osc mode (PIC16C73-20, PIC16C74-20)
			5	_	_	μs	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	200	_	DC	ns	Tcy = 4/Fosc

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

TABLE 23-2: CLOCK TIMING REQUIREMENTS (Cont.'d)


Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
3	TosL,	External Clock in (OSC1) High or	50	_	_	ns	XT oscillator
	TosH	Low Time	2.5	_	_	μs	LP oscillator
			10	_	_	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise or	_	_	25	ns	XT oscillator
	TosF	Fall Time	—	_	50	ns	LP oscillator
			—	_	15	ns	HS oscillator /\

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.



FIGURE 23-3: CLKOUT AND I/O TIMING



**TABLE 23-3: CLKOUT AND I/O TIMING REQUIREMENTS** 

Parameter No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓			15	30	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑			15	30	ns	Note 1
12*	TckR	CLKOUT rise time		<u> </u>	5	15	ns	Note 1
13*	TckF	CLKOUT fall time		<del>\</del> -	5	15	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out valid		_	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOUT 1		0.25Tcy + 25		_	ns	Note 1
16*	TckH2ioI	Port in hold after CLKQUT ↑	$\overline{}$	0	_		ns	Note 1
17*	TosH2ioV	OSC1↑ (Q1 cysle) to Port out valid		_		80 - 100	ns	
18*	TosH2iol	OSC1 (Q2 cycle) to Port input invalid (I/O in hold ti	ime)	TBD	_	_	ns	
19*	TioV2osH	Port input valid to 08C11 (I/O	in setup time)	TBD	_		ns	
20*	TioR	Port output rise time PI	C16C73/74	_	10	25	ns	
		PI	C16LC73/74	_		60	ns	
21*	TIOF	Port output fall time PI	C16C73/74	_	10	25	ns	
		PI	C16LC73/74	_	_	60	ns	
22††*	Tiop	INT pin high or low time		20	_	_	ns	
23††*	Trbp	RB7:RB4 change INT high or	low time	20	_	_	ns	

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

FIGURE 23-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




TABLE 23-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
NO.							
30	TmcL	MCLR Pulse Width (low)	100	_	_	ns	$VDD = 5V$ , $-40^{\circ}C$ to $+85^{\circ}C$
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7*	18	33*	ms	VDD = 5V, $-40$ °C to $+85$ °C
32	Tost	Oscillation Start-up Timer Period		1024Tosc			Tosc = OSC1 period
33	Tpwrt	Rower up Timer Period	28*	72	132*	ms	$VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$
34	Tıoz	I/O Hi-impedance from MCLR Low or Watshdog Timer Reset			100	ns	

These parameters are characterized but not tested.

© 1995 Microchip Technology Inc. **Preliminary** DS30390B-page 229

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 23-5: TIMERO AND TIMER1 CLOCK TIMINGS




TABLE 23-5: TIMERO AND TIMER1 CLOCK REQUIREMENTS

Param No.	Sym	Characteristic	3		Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Po	ulse Width	No Rrescaler	0:5Tcy + 20*	_	_	ns	
			<	With Prescaler	10*	_	_	ns	
41	TtOL	T0CKI Low Pu	llse Width	No Prescaler	0.5Tcy + 20*	_	_	ns	
				With Prescaler	10*	_	_	ns	
42	Tt0P	T0CKI Period			Greater of: 20μs or <u>Tcy + 40</u> * N	_	_	ns	N = prescale value (1, 2, 4,, 256)
45	Tt1H	T1CKI High	Synchronous, no p	rescaler	0.5Tcy + 20	_	_	ns	
		Time	Synchrønous,	PIC16C73/74	10*	_	_	ns	
			with prescaler	PIC16LC73/74	20*	_	_	ns	
	<b>\</b>		Asynchronous		2Tcy	_	_	ns	
46	TtHL	T10KI Low	Synchronous, no prescaler		0.5Tcy + 20	_	_	ns	
		Time	Synchronous,		10*	_	_	ns	
			with prescaler	PIC16LC73/74	20*	_	_	ns	
			Asynchronous		2Tcy	_	_	ns	
47	Tt1P	T1CKI input period	Synchronous		Greater of: 20μs or <u>Tcy + 40</u> * N	_	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		Greater of: 20μs or 4Tcy	_	_	ns	
_	Ft1		tor input frequency r	•	DC	_	200	kHz	
48	Tcke2tmrl	Delay from ext	ternal clock edge to	timer increment	2Tosc		7Tosc		

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 23-6: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 23-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Parameter No.	Sym	Characteristic			Min	Тур	Max	Units	Conditions
50	TccL	CCP1 and CCP2	No Prescaler		0.5Tex + 20*		1 –	ns	
		input low time		PIC16C73/74	10*	<b>/</b> _	-	ns	
			With Prescaler	PIC16LC73/74	20*	_	_	ns	
51	TccH	CCP1 and CCP2	No Prescaler		0.5TcY + 20*	_	-	ns	
		input high time	With Procedur	PIC16073/74	10*	_	-	ns	
				PIC 16L C 73/74	20*	_	_	ns	
52	TccP	CCP1 and CCP2 in	nput period		3Tcy + 40* N	_		ns	N = prescale value (1,4 or 16)
53	TccR	CCP1 and CCP2	utput rise time	\		10	25	ns	
54	TccF	CCP1 and CCP2 of	output fall time	<u> </u>	_	10	25	ns	

<sup>\*</sup> These parameters are characterized but not tested.

© 1995 Microchip Technology Inc. **Preliminary** DS30390B-page 231

<sup>†</sup> Data in "Typ" column is at 5V-25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 23-7: PARALLEL SLAVE PORT TIMING FOR THE PIC16C74 ONLY




TABLE 23-7: PARALLEL SLAVE PORT REQUIREMENTS FOR THE PIC16C74 ONLY

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
62	TdtV2wrH	Data in valid before WR↑ or CS↑ (setup time)	20	_	_	ns	
63	TwrH2dtl	WR↑ or CS↑ to data-in invalid (hold time) PIC16C74	20*	_	_	ns	
		PIC16LC74	35*	_	_	ns	
64	TrdL2dtV	RD↓ and CS↓ to data–out valid	_	_	60	ns	
65	TrdH2dtl	RD↑ or CS√ to data-out invarid	10	_	30	ns	

† Data in "Typ" column is at 6V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 23-8: SPI MODE TIMING




TABLE 23-8: SPI MODE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input	Tcy	_	_	ns	
71	TscH	SCK/input high time (slave mode)	Tcy + 20	_	_	ns	
72	TscL	SCK input low time (slave mode)	Tcy + 20	_	_	ns	
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	Tcy	_	_	ns	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	0.5Tcy	_	_	ns	
75	TdøR	SQO data output rise time	_	10	25	ns	
76	TdoF	SDO data output fall time	_	10	25	ns	
77	TssH2doZ	SS↓ to SDO output hi-impedance	10	_	50	ns	
78	TscR	SCK output rise time (master mode)	_	10	25	ns	
79	TscF	SCK output fall time (master mode)	_	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge	_	_	50	ns	

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# FIGURE 23-9: I<sup>2</sup>C BUS START/STOP BITS TIMING






TABLE 23-9: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур	Max	Units	Conditions
90	Tsu:sta	START condition	100 kHz mode	4700		X	\	Only relevant for repeated START
		Setup time	400 kHz mode	600			ns	condition
91	THD:STA	START condition	100 kHz mode	4000	F		ns	After this period the first clock
		Hold time	400 kHz mode	600		$\langle \mathcal{A} \rangle$	LI-9-\	pulse is generated
92	Tsu:sto	STOP condition	100 kHz mode /	4700	X	$\left\langle \cdot \right\rangle$	ns	
		Setup time	400 kHz mode 🔍	660	T	<u>_</u>	113	
93	THD:STO	STOP condition	100 kHz møde	4000		/_	ns	
		Hold time	400 kHz mode	600	$\rightarrow$	_	115	



### FIGURE 23-10: I<sup>2</sup>C BUS DATA TIMING



### TABLE 23-10: I<sup>2</sup>C BUS DATA REQUIREMENTS

		1					V / \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Parameter	Sym	Characteristic		Min	Max	Units	Conditions
No.							
100	THIGH	Clock high time	100 kHz mode	4.0	7	μs	PIC16C73/74 must operate at
						$\vee$	a minimum of 1.5 MHz
			400 kHz mode	0.6	\ <del>- \</del>	us	PIC16C73/74 must operate at
							a minimum of 10 MHz
			SSP Module	1.5TcY	7-/		
101	TLOW	Clock low time	100 kHz mode	X7 \		μs	PIC16C73/74 must operate at
							a minimum of 1.5 MHz
			400 kHz mode	7.3	/ –	μs	PIC16C73/74 must operate at
			000 11	15			a minimum of 10 MHz
100	-	004 1001	SSP Module	1.5TeY			
102	TR	SDA and SCL rise time	100 kHz mode		1000	ns	
		\ \	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
103	TF	SDA and SCL fall time	100 kl z mode		300		10 to 400 pr
103	I F	SDA and SCL fall time	100 kHz mode 400 kHz mode	—		ns	
			400 KHZ mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
90	Tsu:sta	START condition	100 kHz mode	4.7	_	μs	Only relevant for repeated
90	130.31A	setup time	400 kHz mode	0.6		μs μs	START condition
91	THD:STA		100 kHz mode	4.0			After this period the first clock
91	THD.STA	START condition hold time	400 kHz mode	0.6	_	μs	pulse is generated
106	Tupina		100 kHz mode	0.6	_	μs	pared to generated
106	THD:DAT	Data input hold time	400 kHz mode	0	0.9	ns	
407	<del></del>	Dog a land and time		_	0.9	μs	Nata 0
107	TSU:DAT	Data input setup time	100 kHz mode	250	_	ns	Note 2
	<u> </u>		400 kHz mode	100	_	ns	
92	Tsu:sto	STOP condition setup	100 kHz mode	4.7	_	μs	
	//		400 kHz mode	0.6	_	μs	
109	< TAA	Output valid from	100 kHz mode		3500	ns	Note 1
	$\rightarrow$	clock	400 kHz mode	_	_	ns	
110	✓TBUF	Bus free time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3		μs	before a new transmission can start
	Cb	Bus capacitive loading		_	400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode l<sup>2</sup>C-bus device can be used in a standard-mode l<sup>2</sup>C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode l<sup>2</sup>C bus specification) before the SCL line is released.

### FIGURE 23-11: USART MODULE: SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 23-11: SERIAL PORT SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Typ† Max	Units Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE) Clock high to data out valid	PIC16C73/74 PIC16LC73/74		- 50 - 100	ns ns
121	Tckrf	Clock out rise time and fall time (Master Mode)	PIC16C73/74 PIC16LC73/74 <	_ \	25 — 50	ns ns
122	Tdtrf	Data out rise time and fall time	PIC16C73/74 PIC16LC73/74	7_/	25	ns ns

<sup>†:</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 23-12: USART MODULE: SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 23-12: SERIAL PORT SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	<b>-</b> \ \	SYNC RCV (MASTER & SLAVE)					
		Data hold before CK ↓ (DT hold time)	15	_	_	ns	
126 /	TckL2dtl	Data hold after CK ↓ (DT hold time)	15	_	_	ns	


<sup>†:</sup> Data in Typ column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### **TABLE 23-13: A/D CONVERTER CHARACTERISTICS:**

PIC16C73-04 (COMMERCIAL, INDUSTRIAL) PIC16C74-04 (COMMERCIAL, INDUSTRIAL) PIC16C73-10 (COMMERCIAL, INDUSTRIAL) PIC16C74-10 (COMMERCIAL, INDUSTRIAL) PIC16C73-20 (COMMERCIAL, INDUSTRIAL) PIC16C74-20 (COMMERCIAL, INDUSTRIAL)

Parameter	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.							
	NR	Resolution	_	_	8-bits	_	$VREF = VDD = 5.12V, VSS \le AIN \le VREF$
	NINT	Integral error	_	_	less than ±1 LSb	_	VREF = VDD ≠5.12V, VSS ≤ AIN ≤ VREF
	NDIF	Differential error	_	— less than ±1 LSb		_	VREF ≠ VDD = 5.12V, VSS \ AIN ≤ VREF
	NFS	Full scale error	_	<ul><li>less than</li><li>±1 LSb</li></ul>		_	VREF = VOD ≠5.12V; VSS ≤ AIN ≤ VREF
	Noff	Offset error	_	_	less than ±1 LSb	7	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	_	Monotonicity	_	guaranteed	_	+	VSS/≤AJN ≤ VREF
	VREF	Reference voltage	3.0V	_	VDD + 0.3√	\ V\	
	Vain	Analog input voltage	Vss - 0.3		VREE + 0.3	V	
	ZAIN	Recommended impedance of analog voltage source	_		10.0	kΩ	
	lad	A/D conversion cur- rent (VDD)		180		μА	Average current consumption when A/D is on. (Note 1)
	IREF	VREF input current (Note 2)			1 10	mA μA	During sampling All other times


- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
  - 2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.




# TABLE 23-14: A/D CONVERTER CHARACTERISTICS: PIC16LC73-04 (COMMERCIAL, INDUSTRIAL) PIC16LC74-04 (COMMERCIAL, INDUSTRIAL)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	NR	Resolution	_	_	8-bits	_	VREF = VDD = 3.0V (Note 1)
	NINT	Integral error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	NDIF	Differential error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	NFS	Full scale error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	Noff	Offset error	_	_	less than ±1 LSb	_	VREF = VDD = 3:0V (Note 1)
	_	Monotonicity	_	guaranteed	_	_	VSS ≤ AIN ≤ VREF
	VREF	Reference voltage	3.0V	_	VDD + 0.3	V	
	Vain	Analog input voltage	Vss - 0.3	_	VREF + 0.3	٧/	
	Zain	Recommended impedance of analog voltage source	<del>_</del>	_	10.0	kΩ	
	IAD	A/D conversion current (VDD)	_	90		μA	Average current consumption when A/D is on. (Note 2)
	IREF	VREF input current (Note 3)	_	- <	10	mA μA	Ouring sampling All other times

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: These specifications apply if VREF = 3.0V and if VDQ ≥3.0V, WN must be between VSS and VREF
  - 2: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
  - 3: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.



### FIGURE 23-13: A/D CONVERSION TIMING



# TABLE 23-15: A/D CONVERSION REQUIREMENTS

Parameter	Sym	Characteristic	Min 🔨	Typt /	Max	Units	Conditions
No.							
130	TAD	A/D clock period	1.6	1/4/	_	μs	VREF ≥ 3.0V
			2.0		_	μs	VREF full range
130	TAD	A/D Internal RC					ADCS1:ADCS0 = 11
		Oscillator source					(RC oscillator source)
			3.0	6.0	9.0	μs	PIC16LC73, PIC16LC74, VDD = 3.0V
			2.0	4.0	6.0	μs	PIC16C73, PIC16C74
131	TCNV	Conversion time	$\setminus$ $\neq$	9.5TAD	_	-	
		(not including 8/H					
		time) (Note 1)	<b>&gt;</b>				
132	TSMP	Sampling time	Note 2	20	_	μs	

<sup>\*</sup> These parameters are characterized but not tested.

Note 1. ADRES register may be read on the following Tcy cycle.

2: See Section 137 for min conditions.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NOTES:



### 24.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR PIC16C73/74

### NOT AVAILABLE AT THIS TIME

TTS 1 . . . 1 1/1 TO 3 A C 1 A C A

# PIC16C7X

Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A |

NOTES:

### 25.0 ELECTRICAL CHARACTERISTICS FOR PIC16C73A/74A

### **Absolute Maximum Ratings †**

Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.6V to (VDD + 0.6V)
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	
Maximum current into VDD pin	
Input clamp current, Iik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, lok (V0 < 0 or V0 > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (combined) (Note 3)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (combined) (Note 3)	200 mA
Maximum current sunk by PORTC and PORTD (combined) (Note 3)	\\200 mA
Maximum current sourced by PORTC and PORTD (combined) (Note 3)	200 mA
Note 1: Power dissination is calculated as follows: Pdis 4 VDD x VDD - V IOH) +	

**Note 1:** Power dissipation is calculated as follows: Pdis  $\leq$  VDQ x { $\text{IND} - \sum \text{IOH}$ } +  $\sum \{(\text{VDD} - \text{VOH}) \times \text{IOH}\} + \sum (\text{VOI x IOL})$ 

Note 2: Voltage spikes below Vss at the  $\overline{MCLR}$  pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 $\Omega$  should be used when applying a "low" level to the  $\overline{MCLR}$  pin rather than pulling this pin directly to Vss.

Note 3: PORTD and PORTE are not implemented on the PIC16C73A.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.




TABLE 25-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

Q)	UEN	CIE	SOF	OPERATI	ION (COMI	MERCIAL	DEVICES)
	JW Devices	VDD: 4.0V to 6.0V		VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 µA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 10 MHz max.	VDp: 3.0V to 6.0V  IDD: 48 μA max. at 32 kHz, 3.0V  IDD: 48 μA max. at 32 kHz, 3.0V  IPD: 50 μA max. at 3.0V  Freq: 200 kHz max.	ed that the user select the device
	PIC16LC73A-04 PIC16LC74A-04	VDD: 3.0V to 6.0V		VDD: 3.0V to 6.0V lbb: 2.0 mA typ. at 3.0V lPD: 0.9 μA typ. at 3V Freq: 4 MHz max.	Do not use in HS mode	VDB: 3.0V to 6.0V JOD: /48 µA max. at 32 kHz, 3.0V IPB: /50 µA max. at 3.0V Freg: 200 kHz max.	which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device
	PIC16C73A-20 PIC16C74A-20	VDD: 4.5V to 5.5V	IPD: 1.5 µA typ. at 3.3 v IPD: 1.5 µA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 µA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V tø 8.5V IDD: 30.m./k mjax. at 8.5V IPD: 1.5 µA typ. at 4.5V Freq: 20 MHz max.	Do not use in LP mode	nctionality, but not for MIN/M
	PIC16C73A-10 PIC16C74A-10	VDD: 4.5V to 5.5V	IDD: 2.7 III.A typ. at 5.3 v IPD: 1.5 µA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 10 MHz max.	Do not use in LP mode	tions .
•	PIC16C73A-04 PIC16C74A-04	4.0V to 6.0V		>	VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V IPD: 1.5 µA typ. at 4.5V Freq: 4 MHz max.	at 32 kHz, 4.0V it 4.0V k.	The shaded sections indicate oscillator selections vivpe that ensures the specifications required.
	osc		S C	×	SH SH	٦ -	The shi

### 25.1 DC Characteristics:

PIC16C73A-04 (Commercial, Industrial, Automotive<sup>(6)</sup>) PIC16C74A-04 (Commercial, Industrial, Automotive<sup>(6)</sup>) PIC16C73A-10 (Commercial, Industrial, Automotive<sup>(6)</sup>) PIC16C74A-10 (Commercial, Industrial, Automotive<sup>(6)</sup>) PIC16C73A-20 (Commercial, Industrial, Automotive<sup>(6)</sup>) PIC16C74A-20 (Commercial, Industrial, Automotive<sup>(6)</sup>)

				-		_	litions (unless otherwise stated)			
DC CHA	ARACTERISTICS		Operati	Operating temperature $-40^{\circ}$ C $\leq TA \leq +125^{\circ}$ C for auto						
J 0 0111							.0°C ≤ Ta ≤ +85°C for industria\ and			
						0°	C ≤ TA ≤ +70°C for commercial			
Param	Characteristic	Sym	Min	Typ†	Max	Units	Conditions			
No.										
D001	Supply Voltage	VDD	4.0	-	6.0	V	XT, RC and LP øsc configuration			
D001A			4.5	-	5.5	V	HS osc configuration			
D002	RAM Data Retention	Vdr	-	1.5*	-	V	Device in SLEER mode			
	Voltage (Note 1)									
D003	VDD start voltage to	VPOR	-	Vss	-	V	See section on Power on Reset for details			
	ensure Power-on Reset									
D004	VDD rise rate to ensure	SVDD	0.05*	-	-	V/ms	See section on Power-on Reset for details			
	Power-on Reset									
D010	Supply Current (Note 2,5)	IDD	-	2.7	5	Am	XT, RC osc configuration (PIC16C74A-04)			
					$ \langle     \rangle$		Fosc = 4 MHz, VDD = 5.5V (Note 4)			
D040				10/5			5 (FIG100711 00)			
D013			-	13.5	30	/m/A	PHS osc configuration (PIC16C74A-20) Fosc = 20 MHz, VDD = 5.5V			
			_	/ / '	/ /		, ,			
D015	Brown-out Reset Current	$\Delta IBOR$	< `	360*/	500	μΑ	BOR enabled VDD = 5.0V			
	(Note 7)									
D020	Power-down Current	IPD	/ -/	10.5	42	μΑ	$VDD = 4.0V$ , WDT enabled, $-40^{\circ}C$ to $+85^{\circ}C$			
D021	(Note 3,5)		/- /	1.5	21	μΑ	$VDD = 4.0V$ , WDT disabled, $-0^{\circ}C$ to $+70^{\circ}C$			
D021A	/		- \	₹.5	24	μA	VDD = 4.0V, WDT disabled, -40°C to +85°C			
D021B				1.5	TBD	μΑ	VDD = $4.0V$ , WDT disabled, $-40^{\circ}$ C to $+125^{\circ}$ C			
D023	Brown-out Reset Current	Δ\BOR√	//	300*	500	μΑ	BOR enabled VDD = 5.0V			
	(Note 7)									

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the light to which VDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
    - ÓŞĆ1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
    - $\overline{MCLR}$  = VDD; WDT enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
  - 5: Timer1 oscillator (when enabled) adds approximately 20  $\mu$ A to the specification. This value is from characterization and is for design guidance only. This is not tested.
  - 6: Automotive operating range is Advanced information for this device.
  - 7: The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

© 1995 Microchip Technology Inc. Preliminary DS30390B-page 245

(Note 7)

### **Applicable Devices** 70 71 71A 72 73 73A 74 74A

25.2 DC Characteristics: PIC16LC73A-04 (Commercial, Industrial, Automotive<sup>(6)</sup>) PIC16LC74A-04 (Commercial, Industrial, Automotive<sup>(6)</sup>)

#### Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +125°C for automotive, **DC CHARACTERISTICS** -40°C $\leq$ TA $\leq$ +85°C for industrial and 0°C ≤ TA ≤ +70°C for commercial Units **Param** Characteristic Sym Min Typ† Max **Conditions** No. D001 LP, XT, RC osc configuration (DQ - 4 MHz) Supply Voltage VDD 3.0 6.0 D002 **RAM Data Retention** Vdr 1.5\* ٧ Device in SLEEP mode Voltage (Note 1) D003 VDD start voltage to **VPOR** Vss V See section on Power on Reset for details ensure Power-on Reset D004 VDD rise rate to ensure SVDD $0.05^{\circ}$ V/ms See section on Power-on Reset for details Power-on Reset D010 Supply Current (Note 2,5) IDD 2.0 3.8 mΑ XT, RC osc configuration Fosc = 4 MHz, VDD = 3.0 V (Note 4) μΑ LP osc configuration D010A 22.5 48 Fosc = 32 kHz, VDD = 3.0 V, WDT disabledBOR enabled VDD = 3.0V D015 Brown-out Reset Current $\Delta IBOR$ 300\* 500 (Note 7) D020 Power-down Current IPD 7.5 $V_{DD} = 3.0V$ , WDT enabled, -40°C to +85°C D021 0.9 VDD ≠ 3.0V, WDT disabled, 0°C to +70°C (Note 3,5) D021A 0.9 VDD = 3.0V, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$ D021B Ø.9 $\checkmark$ DD = 3.0V, WDT disabled, -40°C to +125°C 300° D023 500 BOR enabled VDD = 3.0V Brown-out Reset Current Albor

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which YDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
    - The test conditions for all lop measurements in active operation mode are:
    - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
    - MCLR = NDD, WDT enabled disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
  - 5: Timer1 oscillator (when enabled) adds approximately 20  $\mu$ A to the specification. This value is from characterization and is for design guidance only. This is not tested.
  - 6: Automotive operating range is Advanced information for this device.
  - The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

25.3	DC Characteristics:		(Commercial, Industrial, Automotive <sup>(4)</sup> ) (Commercial, Industrial, Automotive <sup>(4)</sup> )
			(Commercial, Industrial, Automotive <sup>(4)</sup> )
			(Commercial, Industrial, Automotive <sup>(4)</sup> )
		PIC16C73A-20	(Commercial, Industrial, Automotive <sup>(4)</sup> )
		PIC16C74A-20	(Commercial, Industrial, Automotive <sup>(4)</sup> )
		PIC16LC73A-04	(Commercial, Industrial, Automotive <sup>(4)</sup> )
		PIC16LC74A-04	(Commercial, Industrial, Automotive <sup>(4)</sup> )

Standard Operating Conditions (unless otherwise stated)

Operating temperature  $-40^{\circ}$ C  $\leq TA \leq +125^{\circ}$ C for automotive,

-40°C ≤ TA ≤ +85°C for industrial and 0°C ≤ TA ≤ +70°C for commercial

0°C ≤ TA ≤ +70°C for commercial

Operating voltage VDD range as described in DC spec Section 25.1 and

		Section	n 25.2.				
Param	Characteristic	Sym Min Typ			Max	Units	Conditions
No.				†			
	Input Low Voltage					/	
	I/O ports	VIL					
D030	with TTL buffer		Vss	-	0.5V	\ \ \	
D031	with Schmitt Trigger buffer		Vss	-	0.2VØD	V	\
D032	MCLR, RA4/T0CKI,OSC1		Vss	-	0.2VDD	X	
	(in RC mode)			,		7 /	
D033	OSC1 (in XT, HS and LP)		Vss	$\wedge$	0.3VDQ	V_	Note1
	Input High Voltage		`				
	I/O ports	ViH		] -/	\ \ \		
D040	with TTL buffer		2,0	\-	VDD	V	$4.5V \le VDD \le 5.5V$
D040A			0.8VpD	<b>/</b> -/	VDD	V	For VDD > 5.5V or VDD < 4.5V
D041	with Schmitt Trigger buffer		gaV8.B	/-/	<b>V</b> DD	V	For entire VDD range
D042	MCLR, RA4/T0CKI, RC7:RC4,	$\langle \ \rangle$	Qd/98.9	>	Vdd	V	
	RD7:RD4, RB0/INT			~			
D042A	RE2:RE0, OSC1 (XT, HS and LP)		Q.7V <sub>D</sub>	-	Vdd	V	Note1
D043	OSC1 (in RC mode)	\	0.9VDD	-	Vdd	V	
D070	PORTB weak pull-up current	<b>IPURB</b>	50	250	400	μΑ	VDD = 5V, VPIN = VSS
	Input Leakage Current	$\vee$					
	(Notes 2, 3)						
D060	I/O ports	IIL	-	-	±1	μΑ	Vss $\leq$ VPIN $\leq$ VDD, Pin at hi-imped-
					_		ance
1	MCLR, RA4/TOCKI		-	-	±5	μΑ	Vss ≤ Vpin ≤ Vdd
D063	osc1		-	-	±5	μΑ	Vss ≤ VPIN ≤ VDD, XT, HS and LP osc
							configuration

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the RIC16C7X be driven with external clock in RC mode.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as coming out of the pin.

DC CHARACTERISTICS

4: Automotive operating range is Advanced information for this device.

© 1995 Microchip Technology Inc. Preliminary DS30390B-page 247

	Standard Operating Conditions (unless otherwise stated)										
		Operating temperature -40°C					≤ TA ≤ +125°C for automotive,				
					-4	≤ TA ≤ +85°C for industrial and					
DC CHA	ARACTERISTICS				0°	С	≤ TA ≤ +70°C for commercial				
		Operati	ing voltage	cribed in DC spec Section 25.1 and							
		Section 25.2.									
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions				
No.		-		†							
	Output Low Voltage						$\wedge$				
D080	I/O ports	Vol	-	-	0.6	V	$IOL = 8.5 \text{ mA}, VDD = 4.5V, \langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $				
							-40°C to +85°C				
D080A			-	-	0.6	V	IOL = 7.0  mA, VDD = 4.5V,				
							-40°C to +125°C				
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6 mA, VDB = 4.5V,				
							-40°C to +85°C				
D083A			-	-	0.6	V	$IOL = 1.2 \text{ mA}, VDD \neq 4.5V,$				
							-40°C to +125°C				
	Output High Voltage										
D090	I/O ports (Note 3)	Vон	VDD - 0.7	-	-	V	IOH = 3.0 mA, VDD = 4.5V,				
Door			\/ 0.7				-40°C to +85°C				
D090A			VDD - 0.7	-	- ~	\	10H = 2.5  mA, VDD = 4.5V,				
Door	0000(01 KOLIT (DO		\/ 0.7			- ,,	-40°C to +125°C				
D092	OSC2/CLKOUT (RC osc config)		VDD - 0.7	-		1/1	10H = 1.3  mA,  VDD = 4.5V, -40°C to +85°C				
D092A			VDD - 0.7	,			JOH = -1.0 mA, VDD = 4.5V,				
DUSZA			0.7	<u>/ \</u>	/-/	\	-40°C to +125°C				
	Capacitive Loading Specs on			1	$\overline{}$		40 0 10 1123 0				
	Output Pins					$\vee$					
D100	OSC2 pin	Cosc <sub>2</sub>	1.		15	pF	In XT, HS and LP modes when exter-				
						F.	nal clock is used to drive OSC1.				
D101	All I/O pins and OSC2 (in RC	CIO	\ \- \	$\langle \cdot \rangle$	Š 50	pF					
D102	mode) SCL, SDA in I <sup>2</sup> C mode	Св	\-\	<u> ~</u>	400	pF					

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.


3: Negative current is defined as coming out of the pin.

4: Automotive operating range is Advanced information for this device.




### 25.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:




pp			
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	<del>CS</del>	rw	RD or WR
di	SDI	sc	SCK
do	SDO	ss	SS
dt	Data in	t0	TOCKI \
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR \
Uppercas	se letters and their meanings:		

Opperca	se letters and their meanings.	
S		
F	Fall	P Period
Н	High	Rise
1	Invalid (Hi-impedance)	V Valid
L	Low	Z \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
I <sup>2</sup> C only		
AA	output access	High High
BUF	Bus free	Low Low




### FIGURE 25-1: LOAD CONDITIONS



### 25.5 <u>Timing Diagrams and Specifications</u>

### FIGURE 25-2: EXTERNAL CLOCK TIMING



### TABLE 25-2: CLOCK TIMING REQUIREMENTS

Parameter	Sym	Characteristic	Min	Typt	Max	Units	Conditions
No.	Sylli	Cital acteristic	IVIIII	Typ†	IVIAX	Units	Continuons
	Fos	External CLKIN Frequency	DC	_	4	MHz	XT and RC osc mode
		(Note 1)	DC	_	4	MHA	HS osc mode (PIC16C73A-04, PIC16C74A-04)
			DC	_ /	20	MHx	HS osc mode (PIC16C73A-20, PIC16C74A-20)
			DC	_<	200	kHz	LP osc mode
		Oscillator Frequency	DC	$\wedge$	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	MHz	RC osc mode
		(Note 1)	0.1	+/	4 >	MHz	XT osc mode
			4	_/	4	MHz	HS osc mode (PIC16C73A-04, PIC16C74A-04)
			4		10	MHz	HS osc mode (PIC16C73A-10, PIC16C74A-10)
			*	$\rightarrow$	20	MHz	HS osc mode (PIC16C73A-20, PIC16C74A-20)
			5 🔍	/ _	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	XT and RC osc mode
		(Note 1)	250	_	_	ns	HS osc mode (PIC16C73A-04, PIC16C74A-04)
			100	_	_	ns	HS osc mode (PIC16C73A-10, PIC16C74A-10)
			50	_	_	ns	HS osc mode (PIC16C73A-20, PIC16C74A-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
	\	(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (PIC16C73A-04, PIC16C74A-04)
			100	_	250	ns	HS osc mode (PIC16C73A-10, PIC16C74A-10)
	$\searrow$		50	_	250	ns	HS osc mode (PIC16C73A-20, PIC16C74A-20)
			5	_	_	μs	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	200	_	DC	ns	Tcy = 4/Fosc

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

TABLE 25-2: CLOCK TIMING REQUIREMENTS (Cont.'d)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
3	TosL,	External Clock in (OSC1) High or	50	_	_	ns	XT oscillator
	TosH	Low Time	2.5	_	_	μs	LP oscillator
			10	_	_	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise or	_	_	25	ns	XT oscillator
	TosF	Fall Time	—	_	50	ns	LP oscillator
			_	_	15	ns	HS oscillator /\

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSCI/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.



FIGURE 25-3: CLKOUT AND I/O TIMING




TABLE 25-3: CLKOUT AND I/O TIMING REQUIREMENTS

Doromotor	Cum	Characteristic	$\overline{}$	Min	Trend	Max	Heito	Canditions
Parameter No.	Sym	Characteristic		Wilh	Typ†	IVIAX	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓			15	30	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑		\ <u> </u>	15	30	ns	Note 1
12*	TckR	CLKOUT rise time	,	<u> </u>	5	15	ns	Note 1
13*	TckF	CLKOUT fall time		<del>/</del> –	5	15	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out valid		_	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOUT ↑		0.25Tcy + 25		_	ns	Note 1
16*	TckH2ioI	Port in hold after CLKOUT ↑		0		_	ns	Note 1
17*	TosH2ioV	OSC1↑ (Q1 cycle) to		_	_	80 - 100	ns	
18*	TosH2iol	OSC1 (Q2 cycle) to Port input invalid (I/Ø in hold time)		TBD	_	_	ns	
19*	TioV2osH/	Port input valid to OSC11 (I/	O in setup time)	TBD		_	ns	
20*	TioR /	Port output rise time F	PIC16C73/74	_	10	25	ns	
		F	PIC16LC73/74	_	_	60	ns	
21*	TioF	Port output fall time F	PIC16C73/74	_	10	25	ns	
		<b>├</b>	PIC16LC73/74	_		60	ns	
22††*	Timp	INT pin high or low time		20	_		ns	
23††*	Trbp	RB7:RB4 change INT high o	r low time	20	_	_	ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>††</sup> These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

FIGURE 25-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 25-5: BROWN-OUT RESET THMING




TABLE 25-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.		$\overline{}$					
30	TmcL	MCLR Pulse Width (low)	1	_	_	μs	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7*	18	33*	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_	_	Tosc = OSC1 period
33	Tpwrt	Power up Timer Period	28*	72	132*	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	1.1	μs	
35	TBOR	Brown-out Reset pulse width	100	_	_	μs	3.8V ≤ VDD ≤ 4.2V

These parameters are characterized but not tested.

© 1995 Microchip Technology Inc. **Preliminary** DS30390B-page 253

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# **Applicable Devices** 70 71 71A 72 73 73A 74 74A

FIGURE 25-6: TIMERO AND TIMER1 CLOCK TIMINGS




TABLE 25-5: TIMERO AND TIMER1 CLOCK REQUIREMENTS

Parameter No.	Sym	Characteristi	С		Min	Typ†	Max	Units	Conditions
40	Tt0H	T0CKI High P	ulse Width	No Rrescater	0.5Tcy + 20*	_	_	ns	
				With Prescaler	10*	_	_	ns	
41	TtOL	T0CKI Low P	ulse Width	No Prescaler	0.5Tcy + 20*	_	_	ns	
				With Prescaler	10*	_	_	ns	
42	Tt0P	T0CKI Period			Tcy + 40* N	_	_	ns	N = prescale value (1, 2, 4,, 256)
45	Tt1H	T1CKI High	Synchronous, no	o prescaler	0.5Tcy + 20	_	_	ns	
		Time	Synchronous,	PIC16C73A/74A	10*	_	_	ns	
		$h \downarrow \$	with prescaler	PIC16LC73A/74A	20*	_	_	ns	
			Asynchronous		2Tcy	_	_	ns	
46	Tt1L	T1CKI LOW	Synchronous, no	o prescaler	0.5Tcy + 20	_	_	ns	
		Time	Synchronous,	PIC16C73A/74A	10*	_	_	ns	
	//		with prescaler	PIC16LC73A/74A	20*	_	_	ns	
			Asynchronous		2Tcy	_	_	ns	
47	TriP	T1CKI input period	Synchronous		<u>Tcy + 40*</u> N	_	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		4Tcy	_	_	ns	
	Ft1		tor input frequen	DC	_	200	kHz		
48	Tcke2tmrl	Delay from ex	ternal clock edge	e to timer increment	2Tosc	_	7Tosc	_	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

FIGURE 25-7: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 25-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Param No.	Sym	Characteristic			Min	Тур	Max	Units	Conditions
50	TccL	CCP1 and CCP2	No Prescaler		0.5Tex + 20*	$\rightarrow$	1 –	ns	
		input low time		PIC16C73A/74A	10*	/_	-	ns	
			With Prescaler	PIC16LCZ3A/74A	20*	_	_	ns	
51	TccH	CCP1 and CCP2	No Prescaler		0.5TcY + 20*	_	_	ns	
		input high time	Mills Day and Lan	PIC16C78AX74A	10*	_	-	ns	
			With Prescaler	RICTELC73A/X4A	20*	_	_	ns	
52	TccP	CCP1 and CCP2 ir	nput period		3Tcy + 40* N	_	_	ns	N = prescale value (1,4 or 16)
53	TccR	CCP1 and CCP2 of	utput rise time		_	10	25	ns	
54	TccF	CCP1 and CCP2 o	utput fall time	$\wedge$	_	10	25	ns	

These parameters are characterized but not tested.

© 1995 Microchip Technology Inc. Preliminary DS30390B-page 255

<sup>†</sup> Data in "Typ" column is at 5V 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Applicable Devices** 70 71 71A 72 73 73A 74 74A

FIGURE 25-8: PARALLEL SLAVE PORT TIMING FOR THE PIC16C74A ONLY




TABLE 25-7: PARALLEL SLAVE PORT REQUIREMENTS FOR THE PIC16C74A ONLY

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
62	TdtV2wrH	Data in valid before WR↑ or CS↑ (setup time)	20	_	_	ns	
63	TwrH2dtl	WR↑ or CS↑ to data-in invalid (hold time) PIC16C74A	20*	_	_	ns	
		PIC16LC74A	35*	_	_	ns	
64	TrdL2dtV	RD↓ and CS↓ to data–out valid	_	_	60	ns	
65	TrdH2dtl	RD↑ or CS♦ to data-out invalid	10	_	30	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Applicable Devices** | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A |

FIGURE 25-9: SPI MODE TIMING




TABLE 25-8: SPI MODE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input	Tcy	_	_	ns	
71	TscH	SCK/input high time (slave mode)	Tcy + 20	_		ns	
72	TscL	SCK input low time (slave mode)	Tcy + 20	_	_	ns	
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	Tcy	_	_	ns	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	0.5Tcy	_	_	ns	
75	TdøR	SQO data output rise time	_	10	25	ns	
76	TdoF	SDO data output fall time	_	10	25	ns	
77	TssH2doZ	SS↓ to SDO output hi-impedance	10	_	50	ns	
78	TscR	SCK output rise time (master mode)	_	10	25	ns	
79//	TscF	SCK output fall time (master mode)	_	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge	_	_	50	ns	

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# **Applicable Devices** 70 71 71A 72 73 73A 74 74A

# FIGURE 25-10: I<sup>2</sup>C BUS START/STOP BITS TIMING





TABLE 25-9: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS

							1 1	<b>\</b> \
Parameter No.	Sym	Characteristic		Min	Тур	Max	Units	Conditions
90	Tsu:sta	START condition	100 kHz mode	4700	_	F	ns	Only relevant for repeated START
		Setup time	400 kHz mode	600			7,40	condition
91	THD:STA	START condition	100 kHz mode	4000	X	<b>\_</b>	ns	After this period the first clock
		Hold time	400 kHz mode	600	<u> </u>	/	115	pulse is generated
92	Tsu:sto	STOP condition	100 kHz mode /	4700	X	X	ns	
		Setup time	400 kHz mode	600	X	<u></u>	115	
93	THD:STO	STOP condition	100 kHz møde	4000	_	/_	no	
		Hold time	400 kHz mode	600	$\rightarrow$	_	ns	

### Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

### FIGURE 25-11: I<sup>2</sup>C BUS DATA TIMING



### TABLE 25-10: I<sup>2</sup>C BUS DATA REQUIREMENTS

							$\vee$ / $\rangle$
Parameter	Sym	Characteristic		Min	Max	Units	Conditions
No.							
100	THIGH	Clock high time	100 kHz mode	4.0	7	μs	PIC16C73A/74A must operate
						$\mathbb{V}_{\wedge}$	at a minimum of 1.5 MHz
			400 kHz mode	0.6	( — \	μs	PIC16C73A/74A must operate
						$\setminus$	at a minimum of 10 MHz
			SSP Module	1.5TCY	7-/		
101	TLOW	Clock low time	100 kHz mode	4.7		μs	PIC16C73A/74A must operate
							at a minimum of 1.5 MHz
			400 kHz mode	1,3	<b>/</b> −	μs	PIC16C73A/74A must operate
							at a minimum of 10 MHz
			SSP Module	1.5104	_		
102	TR	SDA and SCL rise	100 kHz mode	$\searrow$	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from
							10 to 400 pF
103	TF	SDA and SCL fall time	100 kHz mode	_	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from
			· ·				10 to 400 pF
90	Tsu:sta	START condition setup time	100 kHz mode	4.7	_	μs	Only relevant for repeated START condition
			400 kHz mode	0.6	_	μs	
91	THD:STA	START condition hold	100 kHz mode	4.0	_	μs	After this period the first clock
		time	400 kHz mode	0.6	_	μs	pulse is generated
106	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data input setup time	100 kHz mode	250	_	ns	Note 2
	\ \ (	<b>\</b>	400 kHz mode	100	_	ns	
92	Tsu:sto	STOP condition setup	100 kHz mode	4.7	_	μs	
	/ /	time	400 kHz mode	0.6	_	μs	
109	TAA	Output valid from	100 kHz mode	_	3500	ns	Note 1
	$\langle \ \rangle$	clock	400 kHz mode	_	_	ns	
110	TBUF	Bus free time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3	_	μs	before a new transmission can start
	Cb	Bus capacitive loading		_	400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode l<sup>2</sup>C-bus device can be used in a standard-mode l<sup>2</sup>C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode l<sup>2</sup>C bus specification) before the SCL line is released.

### **Applicable Devices** 70 71 71A 72 73 73A 74 74A

### FIGURE 25-12: USART MODULE: SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 25-11: SERIAL PORT SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE) Clock high to data out valid	PIC16C73A/74A PIC16LC73A/74A		1/1	50	ns ns	7
121	Tckrf	Clock out rise time and fall time (Master Mode)	PIC16C73A/74A PIC16LC73A/74A		\ <u>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</u>	25 50	ns ns	
122	Tdtrf	Data out rise time and fall time	PIC16C73A/74A PIC16LC73A/74A		>	25 50	ns ns	

<sup>†:</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 25-13: USART MODULE: SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 25-12: SERIAL PORT SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
125	TdtV2ckl	SYN€ RCV (MASTER & SLAVE) Data hold before CK ↓ (DT hold time)	15	_	_	ns	
126	TckL2dtl	Data hold after CK ↓ (DT hold time)	15	_	_	ns	

<sup>†:</sup> Data in Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Applicable Devices** 70 71 71A 72 73 73A 74 74A

#### TABLE 25-13: A/D CONVERTER CHARACTERISTICS:

PIC16C73A-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$ ) PIC16C74A-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$ ) PIC16C73A-10 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$ ) PIC16C74A-10 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$ ) PIC16C73A-20 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$ ) PIC16C74A-20 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$ )

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	NR	Resolution	_	_	8-bits	_	VREF = VDD = 5.12V, VS6 ≤ AIN ≤ VREF
	NINT	Integral error	_	_	less than ±1 LSb	_	VREF = VDD ≠ 5.12V, VSS ≤ AIN ≤ VREF
	NDIF	Differential error	_	_	less than ±1 LSb	_	VREF ≠ VDD = 5.12V, VSS \ AIN \ VREF
	NFS	Full scale error	_	_	less than ±1 LSb	_	VREF = VDD ≠5.12V; VSS ≤ AIN ≤ VREF
	Noff	Offset error	_	_	less than ±1 LSb	7	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	_	Monotonicity	_	guaranteed		+	VSS/≤AIN ≤ VREF
	VREF	Reference voltage	3.0V	_	VDD + 0.3		
	Vain	Analog input voltage	Vss - 0.3	_	VREE + 0.3	V	
	Zain	Recommended impedance of analog voltage source	_		10.0	kΩ	
	lad	A/D conversion cur- rent (VDD)		180		μА	Average current consumption when A/D is on. (Note 1)
	IREF	VREF input current (Note 2)			1 10	mA μA	During sampling All other times

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
  - 2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.
  - 3: Automotive operating range is Advanced information for this device.




# **Applicable Devices** | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A |

TABLE 25-14: A/D CONVERTER CHARACTERISTICS: PIC16LC73A-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE(4)) PIC16LC74A-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE<sup>(4)</sup>)


Parameter	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
No.							
	NR	Resolution	_	_	8-bits	_	VREF = VDD = 3.0V (Note 1)
	NINT	Integral error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	NDIF	Differential error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	NFS	Full scale error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	Noff	Offset error	_	_	less than ±1 LSb	_	VREF = VDØ = 3.8V (Note 1)
	_	Monotonicity	_	guaranteed	_	_	VSS AIN VREF
	VREF	Reference voltage	3.0V	_	VDD + 0.3	V	
	Vain	Analog input voltage	Vss - 0.3	_	VREF + 0.3	٧/	
	Zain	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
	lad	A/D conversion current (VDD)	_	90		μΑ	Average current consumption when A/D is on. (Note 2)
	IREF	VREF input current (Note 3)	_	- <	10	mA μA	During sampling All other times

- These parameters are characterized but not tested.
- Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not
- Note 1: These specifications apply if VREF = 3.0V and if VDD > 3.0V, Why must be between VSS and VREF
  2: When A/D is off, it will not consume any current other toan minor leakage current. The power-down current spec includes any such leakage from the A/D module.
  - 3: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.
  - 4: Automotive operating range is Advanced information for this device.



### Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

#### FIGURE 25-14: A/D CONVERSION TIMING



# TABLE 25-15: A/D CONVERSION REQUIREMENTS

Parameter	Sym	Characteristic	Min	T)xpt	Max	Units	Conditions
No.					>		
130	TAD	A/D clock period	1.6	1/4/		μs	VREF ≥ 3.0V
			2.0		_	μs	VREF full range
130	TAD	A/D Internal RC					ADCS1:ADCS0 = 11
		Oscillator source		$\triangleright$			(RC oscillator source)
			3.0	6.0	9.0	μs	PIC16LC73A, PIC16LC74A,
							VDD = 3.0V
			2.0	4.0	6.0	μs	PIC16C73A, PIC16C74A
131	TCNV	Conversion time	\ <u> </u>	9.5TAD		-	
		(not including S/H					
		time) (Note 1)					
132	TSMP	Sampling time	Note 2	20	_	μs	

<sup>\*</sup> These parameters are characterized but not tested.

© 1995 Microchip Technology Inc. **Preliminary** DS30390B-page 263

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following Tcy cycle.

<sup>2:</sup> See Section 13.1 for min conditions.

Applicable Devices 70 71 71A 72 73 73A 74 74A

NOTES:



**Applicable Devices** | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A |

# 26.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR PIC16C73A/74A

NOT AVAILABLE AT THIS TIME

mit 1 . . . 1 tale 3 at 1 4 A A


# PIC16C7X

 Applicable Devices
 70
 71
 71A
 72
 73
 73A
 74
 74A

NOTES:

### 27.0 PACKAGING INFORMATION


### 27.1 18-Lead Ceramic CERDIP Dual In-line with Window (300 mil)



	Package Group: Ceramic CERDIP Dual In-Line (CDP)									
		Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Max	Notes				
α	0°	10°		0°	10°					
Α	_	5.080		_	0.200					
A1	0.381	1.7780		0.015	0.070					
A2	3.810	4.699		0.150	0.185					
A3	3.810	4.445		0.150	0.175					
В	0.355	0.585		0.014	0.023					
B1	1.270	1.651	Typical	0.050	0.065	Typical				
С	0.203	0.381	Typical	0.008	0.015	Typical				
D	22.352	23.622		0.880	0.930					
D1	20.320	20.320	Reference	0.800	0.800	Reference				
E	7.620	8.382		0.300	0.330					
E1	5.588	7.874		0.220	0.310					
e1	2.540	2.540	Reference	0.100	0.100	Reference				
eA	7.366	8.128	Typical	0.290	0.320	Typical				
eB	7.620	10.160		0.300	0.400					
L	3.175	3.810		0.125	0.150					
N	18	18		18	18					
S	0.508	1.397		0.020	0.055					
S1	0.381	1.270		0.015	0.050					


© 1995 Microchip Technology Inc.

# 27.2 <u>28-Lead Ceramic Side Brazed Dual In-Line with Window (300 mil)</u>




	Package Group: Ceramic Side Brazed Dual In-Line (CER)								
0		Millimeters		Inches					
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0°	10°		0°	10°				
Α	3.937	5.030		0.155	0.198				
A1	1.016	1.524		0.040	0.060				
A2	2.921	3.506		0.115	0.138				
A3	1.930	2.388		0.076	0.094				
В	0.406	0.508		0.016	0.020				
B1	1.219	1.321	Typical	0.048	0.052				
С	0.228	0.305	Typical	0.009	0.012				
D	35.204	35.916		1.386	1.414				
D1	32.893	33.147	Reference	1.295	1.305				
Е	7.620	8.128		0.300	0.320				
E1	7.366	7.620		0.290	0.300				
e1	2.413	2.667	Typical	0.095	0.105				
eA	7.366	7.874	Reference	0.290	0.310				
eB	7.594	8.179		0.299	0.322				
L	3.302	4.064		0.130	0.160				
N	28	28		28	28				
S	1.143	1.397		0.045	0.055				
S1	0.533	0.737		0.021	0.029				

# 27.3 40-Lead Ceramic CERDIP Dual In-line with Window (600 mil)




	Pa	ckage Group: (	Ceramic CERDIP	Dual In-Line (C	DP)	
		Millimeters		Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
А	4.318	5.715		0.170	0.225	
A1	0.381	1.778		0.015	0.070	
A2	3.810	4.699		0.150	0.185	
A3	3.810	4.445		0.150	0.175	
В	0.355	0.585		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	51.435	52.705		2.025	2.075	
D1	48.260	48.260	Reference	1.900	1.900	Reference
E	15.240	15.875		0.600	0.625	
E1	12.954	15.240		0.510	0.600	
e1	2.540	2.540	Reference	0.100	0.100	Reference
eA	14.986	16.002	Typical	0.590	0.630	Typical
eB	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
N	40	40		40	40	
S	1.016	2.286		0.040	0.090	
S1	0.381	1.778		0.015	0.070	

# 27.4 <u>18-Lead Plastic Dual In-line (300 mil)</u>




	Package Group: Plastic Dual In-Line (PLA)								
		Millimeters			Inches				
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0°	10°		0°	10°				
Α	_	4.064		_	0.160				
A1	0.381	_		0.015	_				
A2	3.048	3.810		0.120	0.150				
В	0.355	0.559		0.014	0.022				
B1	1.524	1.524	Reference	0.060	0.060	Reference			
С	0.203	0.381	Typical	0.008	0.015	Typical			
D	22.479	23.495		0.885	0.925				
D1	20.320	20.320	Reference	0.800	0.800	Reference			
E	7.620	8.255		0.300	0.325				
E1	6.096	7.112		0.240	0.280				
e1	2.489	2.591	Typical	0.098	0.102	Typical			
eA	7.620	7.620	Reference	0.300	0.300	Reference			
eB	7.874	9.906		0.310	0.390				
L	3.048	3.556		0.120	0.140				
N	18	18		18	18				
S	0.889	_		0.035	_				
S1	0.127	_		0.005	_				

# 27.5 <u>28-Lead Plastic Dual In-line (300 mil)</u>




	Package Group: Plastic Dual In-Line (PLA)									
		Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Max	Notes				
α	0°	10°		0°	10°					
Α	3.632	4.572		0.143	0.180					
A1	0.381	_		0.015	_					
A2	3.175	3.556		0.125	0.140					
В	0.406	0.559		0.016	0.022					
B1	1.016	1.651	Typical	0.040	0.065	Typical				
B2	0.762	1.016	4 places	0.030	0.040	4 places				
B3	0.203	0.508	4 places	0.008	0.020	4 places				
С	0.203	0.331	Typical	0.008	0.013	Typical				
D	34.163	35.179		1.385	1.395					
D1	33.020	33.020	Reference	1.300	1.300	Reference				
E	7.874	8.382		0.310	0.330					
E1	7.112	7.493		0.280	0.295					
e1	2.540	2.540	Typical	0.100	0.100	Typical				
eA	7.874	7.874	Reference	0.310	0.310	Reference				
eB	8.128	9.652		0.320	0.380					
L	3.175	3.683		0.125	0.145					
N	28	-		28	-					
S	0.584	1.220		0.023	0.048					

# 27.6 40-Lead Plastic Dual In-line (600 mil)




		Package Gro	up: Plastic Dual	In-Line (PLA)			
		Millimeters			Inches		
Symbol	Min	Max	Notes	Min	Max	Notes	
α	0°	10°		0°	10°		
Α	_	5.080		_	0.200		
A1	0.381	_		0.015	_		
A2	3.175	4.064		0.125	0.160		
В	0.355	0.559		0.014	0.022		
B1	1.270	1.778	Typical	0.050	0.070	Typical	
С	0.203	0.381	Typical	0.008	0.015	Typical	
D	51.181	52.197		2.015	2.055		
D1	48.260	48.260	Reference	1.900	1.900	Reference	
E	15.240	15.875		0.600	0.625		
E1	13.462	13.970		0.530	0.550		
e1	2.489	2.591	Typical	0.098	0.102	Typical	
eA	15.240	15.240	Reference	0.600	0.600	Reference	
eВ	15.240	17.272		0.600	0.680		
L	2.921	3.683		0.115	0.145		
N	40	40		40	40		
S	1.270	_		0.050	_		
S1	0.508	_		0.020	_		

# 27.7 <u>18-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body)</u>




	Package Group: Plastic SOIC (SO)									
		Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Max	Notes				
α	0°	8°		0°	8°					
Α	2.362	2.642		0.093	0.104					
A1	0.101	0.300		0.004	0.012					
В	0.355	0.483		0.014	0.019					
С	0.241	0.318		0.009	0.013					
D	11.353	11.735		0.447	0.462					
E	7.416	7.595		0.292	0.299					
е	1.270	1.270	Reference	0.050	0.050	Reference				
Н	10.007	10.643		0.394	0.419					
h	0.381	0.762		0.015	0.030					
L	0.406	1.143		0.016	0.045					
N	18	18		18	18					
CP	_	0.102		_	0.004					

# 27.8 28-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body)




	Package Group: Plastic SOIC (SO)									
		Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Max	Notes				
α	0°	8°		0°	8°					
Α	2.362	2.642		0.093	0.104					
A1	0.101	0.300		0.004	0.012					
В	0.355	0.483		0.014	0.019					
С	0.241	0.318		0.009	0.013					
D	17.703	18.085		0.697	0.712					
Е	7.416	7.595		0.292	0.299					
е	1.270	1.270	Typical	0.050	0.050	Typical				
Н	10.007	10.643		0.394	0.419					
h	0.381	0.762		0.015	0.030					
L	0.406	1.143		0.016	0.045					
N	28	28		28	28					
СР	_	0.102		_	0.004					

# 27.9 <u>20-Lead Plastic Surface Mount (SSOP - 209 mil Body 5.30 mm)</u>




	Package Group: Plastic SSOP									
		Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Max	Notes				
α	0°	8°		0°	8°					
Α	1.730	1.990		0.068	0.078					
A1	0.050	0.210		0.002	0.008					
В	0.250	0.380		0.010	0.015					
С	0.130	0.220		0.005	0.009					
D	7.070	7.330		0.278	0.289					
Е	5.200	5.380		0.205	0.212					
е	0.650	0.650	Reference	0.026	0.026	Reference				
Н	7.650	7.900		0.301	0.311					
L	0.550	0.950		0.022	0.037					
N	20	20		20	20					
СР	-	0.102		-	0.004					

### 27.10 28-Lead Plastic Surface Mount (SSOP - 209 mil Body 5.30 mm)




	Package Group: Plastic SSOP									
		Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Max	Notes				
α	0°	8°		0°	8°					
А	1.730	1.990		0.068	0.078					
A1	0.050	0.210		0.002	0.008					
В	0.250	0.380		0.010	0.015					
С	0.130	0.220		0.005	0.009					
D	10.070	10.330		0.396	0.407					
Е	5.200	5.380		0.205	0.212					
е	0.650	0.650	Reference	0.026	0.026	Reference				
Н	7.650	7.900		0.301	0.311					
Ĺ	0.550	0.950		0.022	0.037					
N	28	28		28	28					
СР	-	0.102		-	0.004					

### 27.11 44-Lead Plastic Leaded Chip Carrier (Square)



	Package Group: Plastic Leaded Chip Carrier (PLCC)									
		Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Max	Notes				
А	4.191	4.572		0.165	0.180					
A1	2.413	2.921		0.095	0.115					
D	17.399	17.653		0.685	0.695					
D1	16.510	16.663		0.650	0.656					
D2	15.494	16.002		0.610	0.630					
D3	12.700	12.700	Reference	0.500	0.500	Reference				
Е	17.399	17.653		0.685	0.695					
E1	16.510	16.663		0.650	0.656					
E2	15.494	16.002		0.610	0.630					
E3	12.700	12.700	Reference	0.500	0.500	Reference				
N	44	44		44	44					
СР	_	0.102		_	0.004					
LT	0.203	0.381		0.008	0.015					

### 27.12 44-Lead Plastic Surface Mount (MQFP 10x10 mm Body 1.6/0.15 mm Lead Form))



		Packag	e Group: Plasti	c MQFP			
		Millimeters			Inches		
Symbol	Min	Max	Notes	Min	Max	Notes	
α	0°	7°		0°	7°		
Α	2.000	2.350		0.078	0.093		
A1	0.050	0.250		0.002	0.010		
A2	1.950	2.100		0.768	0.083		
b	0.300	0.450	Typical	0.011	0.018	Typical	
С	0.150	0.180		0.006	0.007		
D	12.950	13.450		0.510	0.530		
D1	9.900	10.100		0.390	0.398		
D3	8.000	8.000	Reference	0.315	0.315	Reference	
E	12.950	13.450		0.510	0.530		
E1	9.900	10.100		0.390	0.398		
E3	8.000	8.000	Reference	0.315	0.315	Reference	
е	0.800	0.800		0.031	0.032		
L	0.730	1.030		0.028	0.041		
N	44	44		44	44		
СР	0.102	_		0.004	_		

#### 1.0ø (0.039ø) Ref. 11°/13°(4x) Pin#1 Pin#1 2 == 0° Min Е E1 11°/13°(4x) ПП **Detail B** -3.0ø (0<sup>'</sup>.118ø) Ref. R1 0.08 Min Option 1 (TOP side) R 0.08/0.20 Option 2 (TOP side) Gage Plane Base Metal Lead Finish 0.20 Min С · c1 **Detail A Detail B** 1.00 Ref 1.00 Ref. b1 **Detail B Detail A**


### 27.13 44-Lead Plastic Surface Mount (TQFP 10x10 mm Body 1.0/0.10 mm Lead Form)

		Packag	e Group: Plast	ic TQFP		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
Α	1.00	1.20		0.039	0.047	
A1	0.05	0.15		0.002	0.006	
A2	0.95	1.05		0.037	0.041	
D	11.75	12.25		0.463	0.482	
D1	9.90	10.10		0.390	0.398	
E	11.75	12.25		0.463	0.482	
E1	9.90	10.10		0.390	0.398	
L	0.45	0.75		0.018	0.030	
е	0.80	BSC		0.031	BSC	
b	0.30	0.45		0.012	0.018	
b1	0.30	0.40		0.012	0.016	
С	0.09	0.20		0.004	0.008	
c1	0.09	0.16		0.004	0.006	
N	44	44		44	44	
Θ	0°	7°		0°	7°	


- Note 1: Dimensions D1 and E1 do not include mold protrusion. Allowable mold protrusion is 0.25m/m (0.010") per side. D1 and E1 dimensions including mold mismatch.
  - 2: Dimension "b" does not include Dambar protrusion, allowable Dambar protrusion shall be 0.08m/m (0.003")max.
  - 3: This outline conforms to JEDEC MS-026.

#### 27.14 Package Marking Information

#### 18-Lead PDIP



#### 18-Lead SOIC




#### 18-Lead CERDIP Windowed



#### 20-Lead SSOP



### 28-Lead SSOP




#### Example



#### Example



#### Example



#### Example



#### Example



Legend:	MMM XXX	Microchip part number information Customer specific information*
	AA	Year code (last 2 digits of calender year)
	BB	Week code (week of January 1 is week '01')
	С	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A. S = Tempe, Arizona, U.S.A.
	$D_1$	Mask revision number for microcontroller
	E	Assembly code of the plant or country of origin in which part was assembled.
Note:	line, it will	ent the full Microchip part number cannot be marked on one be carried over to the next line thus limiting the number of characters for customer specific information.

<sup>\*</sup> Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask revision number, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

#### Package Marking Information (Cont'd)

#### 28-Lead PDIP (Skinny DIP)




#### Example




#### 28-Lead Side Brazed Skinny Windowed




#### Example



#### 28-Lead SOIC



#### Example



#### 40-Lead PDIP



#### Example




Legend:	MMM XXX AA BB C	Microchip part number information Customer specific information* Year code (last 2 digits of calender year) Week code (week of January 1 is week '01') Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A. S = Tempe, Arizona, U.S.A. Mask revision number for microcontroller
	Е	Assembly code of the plant or country of origin in which part was assembled.
Note:	line, it will	ent the full Microchip part number cannot be marked on one libe carried over to the next line thus limiting the number of characters for customer specific information.

Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask revision number, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

#### Package Marking Information (Cont'd)

40-Lead CERDIP Windowed



#### 44-Lead PLCC




#### 44-Lead MQFP




#### 44-Lead TQFP



#### Example



#### Example



#### Example



#### Example



	Legend:	MMM XXX AA BB C	Microchip part number information Customer specific information* Year code (last 2 digits of calender year) Week code (week of January 1 is week '01') Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A. S = Tempe, Arizona, U.S.A.
		D <sub>1</sub> E	Mask revision number for microcontroller Assembly code of the plant or country of origin in which part was assembled.
•	Note:	line, it will	ent the full Microchip part number cannot be marked on one be carried over to the next line thus limiting the number of characters for customer specific information.

<sup>\*</sup> Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask revision number, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

#### APPENDIX A:

The following are the list of modifications over the PIC16C5X microcontroller family:

- Instruction word length is increased to 14-bits.
   This allows larger page sizes both in program memory (4K now as opposed to 512 before) and register file (192 bytes now versus 32 bytes before).
- 2. A PC high latch register (PCLATH) is added to handle program memory paging. Bits PA2, PA1, PA0 are removed from STATUS register.
- Data memory paging is redefined slightly. STA-TUS register is modified.
- Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW. Two instructions TRIS and OPTION are being phased out although they are kept for compatibility with PIC16C5X.
- OPTION and TRIS registers are made addressable.
- Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to 8 deep.
- 8. Reset vector is changed to 0000h.
- Reset of all registers is revisited. Five different reset (and wake-up) types are recognized. Registers are reset differently.
- Wake up from SLEEP through interrupt is added.
- Two separate timers, Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- 12. PORTB has weak pull-ups and interrupt on change feature.
- 13. T0CKI pin is also a port pin (RA4) now.
- 14. FSR is made a full eight bit register.
- 15. "In-circuit serial programming" is made possible. The user can program PIC16CXX devices using only five pins: VDD, Vss, MCLR/VPP, RB6 (clock) and RB7 (data in/out).
- 16. PCON status register is added with a Power-on Reset status bit (POR).
- Code protection scheme is enhanced such that portions of the program memory can be protected, while the remainder is unprotected.

#### APPENDIX B: COMPATIBILITY

To convert code written for PIC16C5X to PIC16CXX, the user should take the following steps:

- 1. Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any data memory page switching. Redefine data variables to reallocate them.
- Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change reset vector to 0000h.

#### **APPENDIX C: WHAT'S NEW**

The format of this data sheet has been changed to be consistent with other product families. This ensures that important topics are covered across all PIC16/17 microcontroller families. Here is an overview list of new features:

Added the following devices:

PIC16C70

PIC16C71A

PIC16C72

PIC16C73A

PIC16C74A

The above devices have an on-chip Brown-out Detect circuit added.

A Brown-out Detect Enable Bit (BODEN) has been added to the Configuration Word register.

A Brown-out Reset detect bit (BOR) has been added to the PCON register (for the devices with brown-out detect circuitry).

A  $\overline{\text{MCLR}}$  filter circuit has been added to minimize the influence of pin state changes to the  $\overline{\text{MCLR}}$  line.

#### APPENDIX D: WHAT'S CHANGED

All product and device family tables have been updated for the latest devices and specifications.

TX8/9 (TXSTA<6>) has been changed to TX9 - 9-bit Transmit Enable bit.

RC8/9 (RCSTA<6>) has been changed to RX9 - 9-bit Receive Enable bit.

RCD8 (RCSTA<0>) has been changed to RX9D.

TXD8 (TXSTA<0>) has been changed to TX9D.

# **APPENDIX E: PIC16/17 MICROCONTROLLERS**

**TABLE E-1: PIC16C5X FAMILY OF DEVICES** 

					Clock	Memory		Peripherals	als Features
			Tolonbe	CX-HWV GOTES GO TO LOTON OF STREET	Sold tollow (Sold) tollow (Still) tollow (Sold) tollow (So	(\$)0117		1000	Stolion is it
	"En	HUNUIS	NO4	40	Secon tentil	Dog.	~ \ \ \ \ \	150 teduny	Selekted John
PIC16C54	20	512	Ι	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C54A	20	512	Ι	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54 <sup>(2)</sup>	20	I	512	25	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54A	20		512	25	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54B <sup>(1)</sup>	20	ı	512	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C55	20	512	Ι	24	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C56	20	누	Ι	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR56 <sup>(1)</sup>	20	١	14	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C57	20	2 <del>X</del>	Ι	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16CR57A <sup>(2)</sup>	20	ı	2K	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16CR57B	20	1	2K	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C58A	20	2 <del>K</del>	I	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58A	20		2K	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58B <sup>(1)</sup>	20		2K	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
	1		ľ						

All PIC16/17 Family devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

Please contact your local sales office for availability of these devices.

Not recommended for new designs.

Note 1: 2:

TABLE E-2: PIC16C62X FAMILY OF DEVICES

DS30390B-page 286

**TABLE E-3:** PIC16C6X FAMILY OF DEVICES

				\	Tol	Memory	ony			Peripherals	erals	$\Box$		Features
		\	TOLLOND	THE TO SO	Sex O to Clare		SOLITANO SOL	END OFFICE	OOM CHIES	12 16 P	1 2/2		SHON S	1007
	S. S	Tana .	No.	102	NAULT	20 \ \	Septimes Septimes	THO A TO THE	TO PIE	S CONTRACT		ley of the	A THO TO THE SOCION	SO O O O O O O O O O O O O O O O O O O
PIC16C61	20	<b>1</b>	I	36	TMRO	Ι	I	I	3	13	3.0-6.0	Yes	I	18-pin DIP, SOIC
PIC16C62	20	2K	1	128	TMR0, TMR1, TMR2	1	SPI/I²C	I	2	22	3.0-6.0	Yes	_	28-pin SDIP, SOIC, SSOP
PIC16C62A <sup>(1)</sup>	20	2K	1	128	TMR0, TMR1, TMR2	1	SPI/I²C	I	2	22	3.0-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16CR62 <sup>(1)</sup>	20	I	2K	128	TMR0, TMR1, TMR2	-	SPI/I²C	I	7	22	3.0-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16C63 <sup>(1)</sup>	20	4K	1	192	TMR0, TMR1, TMR2	2	SPI/I²C, USART	I	10	22	3.0-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16C64	20	2K	1	128	TMR0, TMR1, TMR2	1	SPI/I²C	Yes	8	33	3.0-6.0	Yes	_	40-pin DIP; 44-pin PLCC, MQFP
PIC16C64A <sup>(1)</sup>	20	2K	1	128	TMR0, TMR1, TMR2	1	SPI/I²C	Yes	8	33	3.0-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16CR64 <sup>(1)</sup>	20	I	2K	128	TMR0, TMR1, TMR2	-	SPI/I²C	Yes	80	33	3.0-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP
PIC16C65	20	4K	I	192	TMR0, TMR1, TMR2	2	SPI/I²C, USART	Yes	11	33	3.0-6.0	Yes	1	40-pin DIP; 44-pin PLCC, MQFP
PIC16C65A <sup>(1)</sup>	20	4K	I	192	TMR0, TMR1, TMR2	2	SPI/I²C, USART	Yes	11	33	3.0-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
-	10.01		-	-			i					ľ		

All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and high I/O current capability. All PIC16CXX family devices use serial programming with clock pin RB6 and data pin RB7. Please contact your local sales office for availability of these devices.

© 1995 Microchip Technology Inc.

Note 1:

TABLE E-4: PIC16C7X FAMILY OF DEVICES

				Clock		Memory			Perip	Peripherals	S			Features
			`	Koulen la Arin lough	To			Selffor S	Edy o	$ \cdot $	Sources			Contract
		•	TO TO LONG	(SONO) (S	<b>\</b> ,	(§).	THE STATE OF THE S	3/1/2	10	(*19 <sub>.0</sub> )	5 801	1 8	(SHON)	1050 1010 1010
	- St	THE WAR	10 to	COLLON SEC STATISTICAL	Mo, Y	STUCO CIN SINGO CONTROL OF SINGO CONTROL	Antonio Co Research	Jelo Or	TONLOS TILL	STORIE	MOTA SENON SAIN OF THE MOS OF SAIN OF	They are	SHOH TO	Se GERGE & INO. INO. IN INO. I
PIC16C70 <sup>(1)</sup>	20	512	36	TMR0		ı	1	4	4	13	3.0-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C71	20	놋	36	TMR0		I	ı	4	4	13	3.0-6.0	Yes	I	18-pin DIP, SOIC
PIC16C71A <sup>(1)</sup>	20	숮	89	TMR0		I	I	4	4	13	3.0-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C72 <sup>(1)</sup>	20	<del>2</del>	128	TMR0, TMR1, TMR2	-	SPI/I <sup>2</sup> C	I	2	ω	22	3.0-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16C73	20	<del>\$</del>	192	TMR0, TMR1, TMR2	7	SPI/I²C, USART	I	C)	=	22	3.0-6.0	Yes	I	28-pin SDIP, SOIC
PIC16C73A <sup>(1)</sup>	50	<del>4</del>	192	TMR0, TMR1, TMR2	7	SPI/I²C, USART	I	ري ک		22	3.0-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16C74	20	¥	192	TMR0, TMR1, TMR2	7	SPI/I²C, USART	Yes	ω	12	83	3.0-6.0	Yes	I	40-pin DIP; 44-pin PLCC, MQFP
PIC16C74A <sup>(1)</sup>	20	<del>4</del>	192	TMR0, TMR1, TMR2	7	SPI/I <sup>2</sup> C, USART	Yes	<sub>∞</sub>	12	83	3.0-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
All PIC16/	C16/17	7 Fami	lv devi	ces have Power-	Ģ	Reset se	lectable	Watch	T pop	imer	selectable	code	profect	17 Family devices have Power-on Reset selectable Watchdod Timer selectable code protect and high I/O current capability

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code All PIC16CXX Family devices use serial programming with clock pin RB6 and data pin RB7. Please contact your local sales office for availability of these devices. <del>...</del>

**TABLE E-5:** PIC16C8X FAMILY OF DEVICES

					Clock		Memory		Per	Peripherals	Features
				CHIN	(ZIZ	NO					
				OHE		Wen.	\	\		\	Canal
			1	SO TO TO	48/10/	Se the local	(%)		\		Silverio
		•	TOUR		, \   	<b>70</b>	(8)g	_	SO)	\	Soll of the soll soll soll soll soll soll soll sol
		\"	300		140	/%	100/	0,4	100		Solo
	/	Unuly	16. 26.	10	They see	Work State		35/16)	O SUND CHINAS	()/_\	Selve Se
	7		× /					5		\	45
PIC16C83 <sup>(1)</sup>	10	512	١	36	64	TMR0	4	13	Yes	2.0-6.0	18-pin DIP, SOIC
PIC16CR83 <sup>(1)</sup>	10	I	512	36	64	TMR0	4	13	Yes	2.0-6.0	18-pin DIP, SOIC
PIC16C84	10	夫	ı	36	64	TMR0	4	13	Yes	2.0-6.0	18-pin DIP, SOIC
PIC16C84A <sup>(1)</sup>	10	÷	ı	89	64	TMR0	4	13	Yes	2.0-6.0	18-pin DIP, SOIC
PIC16CR84 <sup>(1)</sup>	10	I	¥	89	64	TMR0	4	13	Yes	2.0-6.0	18-pin DIP, SOIC
O II V	718/17	7 famil	V 00Vic	oved so	Down	DIC 16/17 family dovices baye Davier on Deset s	selectable Watchdog Timer	10 \/\/o	tobdot		salactable code protect and bigh

All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and high I/O current capability.

All PIC16CXX family devices use serial programming with clock pin RB6 and data pin RB7.

Please contact your local sales office for availability of these devices.

Note 1:

TABLE E-6: PIC17CXX FAMILY OF DEVICES

					Clock	Me	Memory	Pe	Peripherals	rals					Features
	n	The state of the s	To Tollary Mode	Gentol Vollen ese I most in the sent in th	GONON OF GOTO WISHIN	(Solono 1985)	8	(14/8/1) (8/10/16/14/8/14/8/14/8/14/8/14/8/14/8/14/8/1	(18 July 16 119)	Statules In Series Statules In Series States		(SION) OBJECT OF SERION	SHON SCIEN STEWOTER	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Segence of Stolious of Storio State of Stolious of Storio State of
PIC17C42	25	X	232	TMR0,TMR1, TMR2,TMR3	MR1, MR3	2 2	Yes	Yes	-	33	4.5-5.5		Yes	22	40-pin DIP; 44-pin PLCC, MQFP
PIC17C43	25	<del>4</del>	454	TMR0,TMR1, TMR2,TMR3	MR1, MR3	2	Yes	Yes	=	33	2.5-6.0	Yes	Yes	28	40-pin DIP; 44-pin PLCC, TQFP
PIC17C44	25	뽔	454	TMR0,TMR1, TMR2,TMR3	MR1, MR3	2	Yes	Yes	-	33	2.5-6.0	Yes	Yes	28	40-pin DIP; 44-pin PLCC, TQFP
All F	All PIC16/1	7 Fan	ily dev	ices have	Power	-on F	Reset, sele	ctable	Watch	T gopu	imer, sele	ctable	code p	rotect &	17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

## **E.1 Pin Compatibility**

Devices that have the same package type and VDD, Vss and  $\overline{\text{MCLR}}$  pin locations are said to be pin compatible. This allows these different devices to operate in the same socket. Compatible devices may only requires minor software modification to allow proper operation in the application socket (ex., PIC16C56 and PIC16C61 devices). Not all devices in the same package size are pin compatible; for example, the PIC16C62 is compatible with the PIC16C63, but not the PIC16C55.

Pin compatibility does not mean that the devices offer the same features. As an example, the PIC16C54 is pin compatible with the PIC16C71, but does not have an A/D converter, weak pull-ups on PORTB, or interrupts.

TABLE E-7: PIN COMPATIBLE DEVICES

Pin Compatible Devices	Package
PIC16C54, PIC16C54A, PIC16CR54, PIC16CR54A, PIC16CR54B, PIC16C56, PIC16CR56, PIC16C58A, PIC16CR58A, PIC16CR58B, PIC16C61, PIC16C620, PIC16C621, PIC16C622, PIC16C70, PIC16C71, PIC16C71A PIC16C83, PIC16CR83, PIC16C84, PIC16C84A, PIC16CR84	18 pin (20 pin)
PIC16C55, PIC16CR55, PIC16C57, PIC16CR57A, PIC16CR57B	28 pin
PIC16C62, PIC16CR62, PIC16C62A, PIC16C63, PIC16C72, PIC16C73, PIC16C73A	28 pin
PIC16C64, PIC16CR64, PIC16C64A, PIC16C65, PIC16C65A, PIC16C74, PIC16C74A	40 pin
PIC17C42, PIC17C43, PIC17C44	40 pin

**NOTES:** 

INDEX	Block Diagrams	
A	A/D	
	Analog Input Model	
A/D	Capture	
Accuracy/Error118	Compare	
ADCON0 Register109	Interrupt Logic	
ADCON1 Register111	On-Chip Reset Circuit	
ADIF bit112	PIC16C70	
Analog Input Model Block Diagram114	PIC16C71	
Analog-to-Digital Converter109	PIC16C71A	10
Block Diagram113	PIC16C72	1
Configuring Analog Port Pins115	PIC16C73	1
Configuring the Interrupt112	PIC16C73A	1
Configuring the Module112	PIC16C74	1
Connection Considerations119	PIC16C74A	1
Conversion Clock115	PORTC	4
Conversion Time117	PORTD (In I/O Port Mode)	49
Conversions 116	PORTD and PORTE as a Parallel Slave Port	
Converter Characteristics 170, 185, 213, 237, 261	PORTE (In I/O Port Mode)	52
Delays114	PWM	74
Effects of a Reset118	RA3:RA0 and RA5 Port Pins	4
Equations114	RA4/T0CKI Pin	4
Faster Conversion - Lower Resolution Tradeoff 117	RB3:RB0 Port Pins	4
Flowchart of A/D Operation119	RB7:RB4 Port Pins	4
GO/ <del>DONE</del> bit112	SPI Master/Slave Connection	8
Internal Sampling Switch (Rss) Impedence 114	SSP (I <sup>2</sup> C Mode)	8 <sup>-</sup>
Operation During Sleep118	SSP (SPI Mode)	
Sampling Requirements 114	Timer0	
Sampling Time114	Timer0/WDT Prescaler	62
Source Impedence	Timer1	6
Time Delays114	Timer2	
Transfer Function119	USART Receive	10 <sup>-</sup>
Using the CCP Trigger118	USART Transmit	
Absolute Maximum Ratings159, 175, 197, 219, 243	Watchdog Timer	
ACK84, 88, 89	BODEN bit	
ADCS0 bit	BOR bit	
ADCS1 bit	BRGH bit	93, 9
ADDLW Instruction143	BSF Instruction	14
ADDWF Instruction	BTFSC Instruction	
ADIE bit	BTFSS Instruction	
ADIF bit		
ADON bit	C	
ADRES Register	C bit	30
ALU9	C Compiler (MP-C)	153, 15
ANDLW Instruction	CALL Instruction	
ANDWF Instruction	Capture/Compare/PWM	
Application Notes	Capture	
AN546109	Block Diagram	7
AN552	CCP1CON Register	
AN556	CCP1IF	
AN578	CCPR1	
AN594	CCPR1H:CCPR1L	
Architecture	Mode	
	Prescaler	
Harvard9 Overview	CCP Timer Resources	
	Compare	
von Neumann	Block Diagram	7 <sup>.</sup>
Assembler156	Mode	
В	Software Interrupt Mode	
Baud Rate Error95	Special Event Trigger	
Baud Rate Formula	Special Trigger Output of CCP1	
Baud Rates95	Special Trigger Output of CCP2	
BCF Instruction	Interaction of Two CCP Modules	
DOF INSURCION	interaction of two oot Modules	

PWM		DECF Instruction	146
Block Diagram	74	DECFSZ Instruction	146
CCP1CON	74	Development Support	153
Duty Cycle	74	Development Systems	157
Example Frequencies and Resolutions	74	Development Tools	153
Mode	74	Diagrams - See Block Diagrams	
Period	74	Digit Carry bit	
Section		Direct Addressing	42
Special Event Trigger and A/D Conversions	73	Dynamic Data Exchange (DDE)	153
Carry bit	9	E	
CCP1IE bit	34	_	
CCP1IF bit	•	Electrical Characteristics	
CCP2IE bit		PIC16C70	
CCP2IF bit	39	PIC16C71	
CCPR1H Register28		PIC16C71A	
CCPR1L Register		PIC16C72	-
CCPR2H Register28		PIC16C73	
CCPR2L Register28		PIC16C73A	
CCPxM0 bit		PIC16C74	
CCPxM1 bit	72	PIC16C74A	
CCPxM2 bit		External Brown-out Protection Circuit	
CCPxM3 bit		External Power-on Reset Circuit	132
CCPxX bit	72	F	
CCPxY bit		•	
CHS0 bit		Family of Devices	~~-
CHS1 bit	109	PIC16C5X	
CKP bit		PIC16C62X	
Clocking Scheme		PIC16C6X	
CLRF Instruction		PIC16C7X	
CLRW Instruction		PIC16C8X	
CLRWDT Instruction	146	PIC17CXX	
Code Examples		FERR bit	
Call of a Subroutine in Page 1 from Page 0		FOSC0 bit	
Changing Between Capture Prescalers		FOSC1 bit	
Changing Prescaler (Timer0 to WDT)		FSR Register	
Changing Prescaler (WDT to Timer0)		Fuzzy Logic Dev. System (fuzzyTECH®-MP) 153, 7	137
Doing an A/D Conversion		G	
I/O Programming		General Description	5
Indirect Addressing		GIE bit	
Initializing PORTA		GO/DONE bit	
Initializing PORTB		GOTO Instruction	
Initializing PORTC		Graphs and Charts, PIC16C71	
Loading the SSPBUF Register		-	
Saving W register and STATUS in RAM			
Code Protection		I/O Ports	
COMF Instruction		PORTA	43
Computed GOTO		PORTB	
Configuration Bits		PORTC	47
Configuration Word		PORTD49,	54
CP0 bit		PORTE	51
CPT bit		Section	43
CREN bit		I/O Programming Considerations	53
CS pin		I <sup>2</sup> C, See Synchronous Serial Port	
CSRC bit	93	IBF bit	54
D		IDLE_MODE	
D/Ā bit	77	INCF Instruction	
DC bit		INCFSZ Instruction	
DC Characteristics	50	In-Circuit Serial Programming 121,	
PIC16C70	161	INDF Register	
PIC16C70		Indirect Addressing	
PIC16C71	_	Initialization Condition for all Register	
		Instruction Cycle	
PIC16C72 PIC16C73		Instruction Flow/Pipelining	
PIC16C73		Instruction Format	
PIC16C73A			-
PIC16C74			
	ムサリ		

22 22 22 23 23 23 23
23 23 23
23 23
23 23
23
24
24
24
24
24
148
148
148
153, 156
157
153, 157
149
54
94
141
149
31
9
121
123, 128
123, 128
123, 120
123, 128
123
69
77
w267
270
273
275
w268
271
274
276
w269
272
278
-7//
277
277

Parallel Slave Port49, 54	PIC16C73A	17
PCFG0 bit111	PIC16C74	18
PCFG1 bit111	PIC16C74A	
PCFG2 bit111	PIR1 Register	36
PCL Register25, 26, 27, 28, 29, 41	PIR2 Register	
PCLATH	POP	
PCLATH Register	POR	
PCON Register	Oscillator Start-up Timer (OST)	,
PD bit	Power Control Register (PCON)	
PICDEM-1 Low-Cost PIC16/17 Demo Board	Power-on Reset (POR)	
	, ,	
PICDEM-2 Low-Cost PIC16CXX Demo Board 153, 155	Power-up Timer (PWRT)	
PICMASTER Probes	Power-Up-Timer (PWRT)	
PICMASTER System Configuration	Time-out Sequence	
PICMASTER™ RT In-Circuit Emulator153	Time-out Sequence on Power-up	
PICSTART™ Low-Cost Development System 153, 155	TO	,
PIE1 Register34	POR bit	,
PIE2 Register38	Port RB Interrupt	
Pin Compatible Devices291	PORTA	
Pin Functions	PORTA Register	25, 26, 28, 43
MCLR/VPP14, 15, 16, 17, 18	PORTB	129
OSC1/CLKIN14, 15, 16, 17, 18	PORTB Register	25, 26, 28, 45
OSC2/CLKOUT14, 15, 16, 17, 18	PORTC	129
RA0/AN014, 15, 16, 17, 18	PORTC Register	
RA1/AN114, 15, 16, 17, 18	PORTD	
RA2/AN214, 15, 16, 17, 18	PORTD Register	
RA3/AN3/VREF14, 15, 16, 17, 18	PORTE	
RA4/T0CKI14, 15, 16, 17, 18	PORTE Register	
RA5/AN4/SS16, 17, 18	Power-down Mode (SLEEP)	
· · ·	PR2 Register	
RB0/INT14, 15, 16, 17, 18		
RB1	Prescaler, Switching Between Timer0 and WI	
RB214, 15, 16, 17, 18	PRO MATE™ Universal Programmer	
RB314, 15, 16, 17, 18	Probes	
RB414, 15, 16, 17, 18	Program Branches	6
RB514, 15, 16, 17, 18	Program Memory	
RB614, 15, 16, 17, 18	Paging	41
RB714, 15, 16, 17, 18	Program Memory Maps	
RC0/T1OSO/T1CKI16, 17, 19	PIC16C70	21
RC1/T1OSI16	PIC16C71	21
RC1/T1OSI/CCP217, 19	PIC16C71A	
RC2/CCP116, 17, 19	PIC16C72	22
RC3/SCK/SCL16, 17, 19	PIC16C73	22
RC4/SDI/SDA16, 17, 19	PIC16C73A	22
RC5/SDO16, 17, 19	PIC16C74	22
RC616	PIC16C74A	22
RC6/TX/CK17, 19, 93–107	Program Verification	139
RC716	PS0 bit	31
RC7/RX/DT17, 19, 93–107	PS1 bit	
RD0/PSP019	PS2 bit	
RD1/PSP119	PSA bit	
RD2/PSP219	PSPIE bit	
RD3/PSP319	PSPIF bit	,
RD4/PSP419	PSPMODE bit	
RD5/PSP519	PUSH	
RD6/PSP6	PWRTE bit	
RD7/PSP7	FWNIL DIL	122
RE0/RD/AN5	R	
	D/M/hit	04 00 00 00
RE1/WR/AN6	R/W bit	
RE2/CS/AN7	R/W bit	
VDD14, 15, 16, 17, 19	RBIE bit	
Vss14, 15, 16, 17, 19	RBIF bit	
Pinout Descriptions	RBPU bit	
PIC16C7014, 15	RC Oscillator	•
PIC16C7114, 15	RCIE bit	
PIC16C71A14, 15	RCIF bit	
PIC16C7216	DOCTA Desistes	0/
1101007210	RCSTA Register RCV_MODE	

RD pin	54	SSPM2 bit	78
Read-Modify-Write		SSPM3 bit	
Register File	22	SSPOV bit	78, 88
Registers		SSPSR Register	
Initialization Conditions	129	SSPSTAT Register27, 29,	
Maps		Stack	
PIC16C70	23	Overflows	
PIC16C71	23	Underflow	
PIC16C71A		STATUS Register	
PIC16C72		SUBLW Instruction	
PIC16C73		SUBWF Instruction	
PIC16C73A		SWAPF Instruction	
PIC16C74		SYNC bit	
PIC16C74A		Synchronous Serial Port	
Reset Conditions		I <sup>2</sup> C	
Summary		Addressing	88
Reset		Addressing I <sup>2</sup> C Devices	84
Reset Conditions for Special Registers	·	Arbitration	
RETFIE Instruction		Block Diagram	
RETLW Instruction		Clock Synchronization	
RETURN Instruction		Combined Format	
RLF Instruction		I <sup>2</sup> C Operation	
RP0 bit		I <sup>2</sup> C Overview	
RP1 bit	•	Initiating and Terminating Data Transfer	
RRF Instruction		Master-Receiver Sequence	
RX9 bit		Master-Transmitter Sequence	
		Multi-master	
RX9D bit	94		
S		Multi-master Mode	
S bit	77	Reception	
SCL		Slave Mode	
	•	START	
SDA	·	START (S)	
Serial Communication Interface (SCI) Module		STOP	-
Serial Peripheral Interface (SPI)	/ /	STOP (P)	
Services	7	Transfer Acknowledge	
One-Time-Programmable (OTP)		Transmission	90
Quick-Turnaround-Production (QTP)		SPI	
Serialized Quick-Turnaround Production	` '	Block Diagram	
SLEEP		Block Diagram of Master/Slave Connection	
SLEEP Instruction		Master Mode	
Software Simulator (MPSIM)		Serial Clock	
SPBRG Register		Serial Data In	
Special Event Trigger		Serial Data Out	
Special Features of the CPU	121	Slave Select	
Special Function Registers		SPI Clock	
PIC16C70		SPI Mode	
PIC16C71		SSPBUF Register	
PIC16C71A	_	SSPSR Register	
PIC16C72		Synchronous Serial Port Module	77
PIC16C73		Т	
PIC16C73A		•	
PIC16C74		TOCS bit	
PIC16C74A		TolE bit	
Special Function Registers, Section		TOIF bit	
SPEN bit	94	T1CKPS0 bit	
SPI, See Synchronous Serial Port		T1CKPS1 bit	
SREN bit		T1CON Register	
SS bit	81	T1OSCEN bit	65
SSPADD Register	27, 29, 88	T1SYNC bit	65
SSPBUF Register	28, 88	T2CKPS0 bit	70
SSPCON Register	28, 78, 89	T2CKPS1 bit	70
SSPEN bit		T2CON Register	70
SSPIE bit	34	TAD	
SSPIF bit	36, 37, 88, 89	Timer Modules, Overview	
SSPM0 bit	78	Timer0	
SSPM1 bit	78	RTCC	129

Timers		USART Asynchronous Master Transmission	1	100
Timer0		USART Asynchronous Reception	1	101
Block Diagram	59	USART RX Pin Sampling		
External Clock	61	USART Synchronous Receive	236, 2	260
External Clock Timing	61	USART Synchronous Reception		
Increment Delay	61	USART Synchronous Transmission 104, 2	236, 2	260
Interrupt	59	Wake-up from Sleep via Interrupt	1	138
Interrupt Timing	60	Watchdog Timer	229, 2	253
Overview		TMR0 Register		
Prescaler		TMR1CS bit		
Prescaler Block Diagram		TMR1H Register		
Section		TMR1IE bit		
Switching Prescaler Assignment		TMR1IF bit		
Synchronization		TMR1L Register		
TOCKI		TMR1ON bit		
TOIF		TMR2 Register		
Timing		TMR2IE bit		
TMR0 Interrupt		TMR2IF bit		
Timer1	130	TMR2ON bit	,	
	67	TO bit		
Asynchronous Counter Mode				
Block Diagram		TOUTPS0 bit		
Capacitor Selection		TOUTPS1 bit		
External Clock Input		TOUTPS2 bit		
External Clock Input Timing		TOUTPS3 bit		
Operation in Timer Mode		TRIS Instruction		
Oscillator		TRISA Register		
Overview	-	TRISB Register		
Prescaler6		TRISC Register		
Resetting of Timer1 Registers		TRISD Register		
Resetting Timer1 using a CCP Trigger Output		TRISE Register		
Synchronized Counter Mode		TRMT bit		
T1CON	65	Two's Complement		9
TMR1H	-	TX9 bit		
TMR1L	67	TX9D bit		93
Timer2		TXEN bit		93
Block Diagram	69	TXIE bit		35
Module	69	TXIF bit		37
Overview	57	TXSTA Register		93
Postscaler	69	11		
Prescaler	69	U		
T2CON	70	UA bit		77
Timing Diagrams		Universal Synchronous Asynchronous Receiver Tra	ınsmi	ttei
A/D Conversion	9, 263	(USART)		93
Brown-out Reset127, 168, 206	5, 253	USART		
Capture/Compare/PWM208, 231		Asynchronous Mode		99
CLKOUT and I/O167, 182, 205, 228		Asynchronous Receiver		
External Clock Timing		Asynchronous Reception		
I <sup>2</sup> C Bus Data211, 235		Asynchronous Transmission		
I <sup>2</sup> C Bus Start/Stop bits210, 234		Asynchronous Transmitter		
I <sup>2</sup> C Clock Synchronization		Baud Rate Generator (BRG)		
I <sup>2</sup> C Data Transfer Wait State		Receive Block Diagram		
I <sup>2</sup> C Multi-Master Arbitration		Sampling		
I <sup>2</sup> C Reception		Synchronous Master Mode		
I <sup>2</sup> C Transmission		Synchronous Master Reception		
Parallel Slave Port		Synchronous Master Transmission		
Power-up Timer		Synchronous Slave Mode		
•		Synchronous Slave Reception		
Reset		Synchronous Slave Transmit		
SPI Mode		Transmit Block Diagram		
SPI Mode Timing (No SS Control)				
SPI Mode Timing (SS Control)		UV Erasable Devices		/
Start-up Timer		W		
Time-out Sequence				
Timer0		W Register		_
Timer0 Interrupt Timing		ALU		
Timer0 with External Clock		Wake-up from SLEEP		
Timer1207, 230	), 254	Watchdog Timer (WDT) 121, 126, 1	129, 1	
		WCOL bit		78

WDT	129	Figure 4-9:	Status Register (Address 03h, 83h)	.30
Block Diag	gram 137	Figure 4-10:	OPTION Register (Address 81h)	
Period	137	Figure 4-11:	INTCON Register for PIC16C70/71/71A	
	ing Considerations137	•	(Address 0Bh, 8Bh)	.32
Timeout	129	Figure 4-12:	INTCON Register for PIC16C72/73/	
WDTE bit	122		73A/74/74A (Address 0Bh, 8Bh)	.33
Word	122	Figure 4-13:	PIE1 Register PIC16C72 (Address 8Ch)	.34
WR pin	54	Figure 4-14:	PIE1 Register PIC16C73/73A/74/74A	
X			(Address 8Ch)	
	20	Figure 4-15:	PIR1 Register PIC16C72 (Address 0Ch)	.36
_		Figure 4-16:	PIR1 Register PIC16C73/73A/74/74A	
	tion	F: 4.47	(Address 0Ch)	
XORWF Instruc	tion152	Figure 4-17:	PIE2 Register (Address 8Dh)	
Z		Figure 4-18:	PIR2 Register (Address 0Dh)	
7 hit	30	Figure 4-19:	PCON Register (Address 8Eh)	
	9	Figure 4-20:	Loading of PC In Different Situations	
		Figure 4-21: Figure 5-1:	Direct/Indirect Addressing Block Diagram of RA3:RA0 and RA5 Pins	
LIST OF EX	AMPLES	Figure 5-1:	Block Diagram of RA4/T0CKI Pin	
Example 3-1:	Instruction Pipeline Flow20	Figure 5-3:	Block Diagram of RB3:RB0 Pins	
Example 4-1:	Call of a Subroutine in Page 1 from	Figure 5-4:	Block Diagram of RB7:RB4 Pins	
·	Page 042	Figure 5-5:	PORTC Block Diagram (Peripheral Output	
Example 4-2:	Indirect Addressing42	ga. 0 0 0.	Override)	
Example 5-1:	Initializing PORTA43	Figure 5-6:	PORTD Block Diagram (in I/O Port Mode)	
Example 5-2:	Initializing PORTB45	Figure 5-7:	TRISE Register (Address 89h)	
Example 5-3:	Initializing PORTC47	Figure 5-8:	PORTE Block Diagram (in I/O Port Mode)	
Example 5-4:	Read-Modify-Write Instructions on an	Figure 5-9:	Successive I/O Operation	
	I/O Port53	Figure 5-10:	PORTD and PORTE Block Diagram	
Example 7-1:	Changing Prescaler (Timer0→WDT) 63	-	(Parallel Slave Port)	.54
Example 7-2:	Changing Prescaler (WDT→Timer0) 63	Figure 7-1:	Timer0 Block Diagram	.59
Example 8-1:	Reading a 16-bit Free-Running Timer 67	Figure 7-2:	Timer0 Timing: Internal Clock/No	
Example 10-1:	Changing Between Capture Prescalers 73		Prescale	.59
Example 11-1:		Figure 7-3:	Timer0 Timing: Internal Clock/	
<b>-</b> 1 10 1	Register		Prescale 1:2	
•	Calculating Baud Rate Error	Figure 7-4:	Timer0 Interrupt Timing	
	A/D Minimum Charging Time	Figure 7-5:	Timer0 Timing with External Clock	.61
Example 13-1:	Calculating the Minimum Required	Figure 7-6:	Block Diagram of the Timer0/WDT	
Evample 13-2:	Sample Time114 Doing an A/D Conversion	F: 0.4	Prescaler	.62
Litample 13-2.	(PIC16C70/71/71A)116	Figure 8-1:	T1CON: Timer1 Control Register	٥.
Example 13-3:	· ·	Figure 0.0	(Address 10h)	
Example 10 0.	(PIC16C72/73/73A/74/74A)116	Figure 8-2: Figure 9-1:	Timer1 Block Diagram	
Example 13-4:	4-bit vs. 8-bit Conversion Times	Figure 9-1:	Timer2 Block Diagram T2CON: Timer2 Control Register	.05
	Saving STATUS and W Registers in RAM	riguic 3 2.	(Address 12h)	70
•	(PIC16C70/71/71A) 136	Figure 10-1:	CCP1CON Register (Address 17h)/	., 0
Example 14-2:	Saving STATUS and W Registers in RAM	rigaro ro r.	CCP2CON Register (Address 1Dh)	.72
	(PIC16C72/73/73A/74/74A)136	Figure 10-2:	Capture Mode Operation Block Diagram	
LIST OF FIG	LIDES	Figure 10-3:	Compare Mode Operation Block Diagram	
	JONES	Figure 10-4:	Simplified PWM Block Diagram	
Figure 3-1:	PIC16C70/71/71A Block Diagram10	Figure 11-1:	SSPSTAT: Sync Serial Port Status Regis	ter
Figure 3-2:	PIC16C72 Block Diagram11		(Address 94h)	
Figure 3-3:	PIC16C73/73A Block Diagram12	Figure 11-2:	SSPCON: Sync Serial Port Control Regis	ter
Figure 3-4:	PIC16C74/74A Block Diagram		(Address 14h)	.78
Figure 3-5:	Clock/Instruction Cycle	Figure 11-3:	SSP Block Diagram (SPI Mode)	
Figure 4-1:	PIC16C70 Program Memory Map and	Figure 11-4:	SPI Master/Slave Connection	.80
Figure 4 Or	Stack	Figure 11-5:	SPI Mode Timing (Master Mode or Slave	
Figure 4-2:	PIC16C71/71A Program Memory Map	=	Mode w/o SS Control)	.81
Figure 4.2:	and Stack	Figure 11-6:	SPI Mode Timing (Slave Mode with	
Figure 4-3:	PIC16C72 Program Memory Map and	E: 44.7	SS Control)	
Figure 4-4:	Stack	Figure 11-7:	Start and Stop Conditions	
. iguio <del>- 4</del> .	Map and Stack	Figure 11-8:	7-bit Address Format	
Figure 4-5:	PIC16C70/71 Register File Map23	Figure 11-9:	I <sup>2</sup> C 10-bit Address Format	
Figure 4-6:	PIC16C71A Register File Map23	Figure 11-10: Figure 11-11:	Slave-Receiver Acknowledge  Data Transfer Wait State	
Figure 4-7:	PIC16C72 Register File Map24	Figure 11-11:	Master-transmitter Sequence	
Figure 4-8:	PIC16C73/73A/74/74A Register File	Figure 11-12:	Master-receiver Sequence	
<b>.</b>	Map24	1 iguit 11-13.	master receiver dequerios	.00

Figure 11-14:	Combined Format85	Figure 14-16:	External Brown-out Protection Circuit 1 132
Figure 11-15:	Multi-master Arbitration (Two Masters) 86	Figure 14-17:	External Brown-out Protection Circuit 2 132
Figure 11-16:	Clock Synchronization86	Figure 14-18:	Interrupt Logic for PIC16C70/71/71A 134
Figure 11-17:	SSP Block Diagram (I <sup>2</sup> C Mode)87	Figure 14-19:	Interrupt Logic for PIC16C72134
Figure 11-18:	I <sup>2</sup> C Waveforms for Reception	Figure 14-20:	Interrupt Logic for PIC16C73/73A 134
	(7-bit Address)89	Figure 14-21:	Interrupt Logic for PIC16C74/74A 135
Figure 11-19:	I <sup>2</sup> C Waveforms for Transmission	Figure 14-22:	INT Pin Interrupt Timing
riguio i i io.	(7-bit Address)90	Figure 14-23:	Watchdog Timer Block Diagram
Figure 11 20.	Operation of the I2C Module in IDLE_MODE,	•	•
Figure 11-20:		Figure 14-24:	Summary of Watchdog Timer Registers. 137
Fig. 40.4	RCV_MODE or XMIT_MODE92	Figure 14-25:	Wake-up from Sleep Through Interrupt 138
Figure 12-1:	TXSTA: Transmit Status and Control	Figure 14-26:	Typical In-Circuit Serial Programming
	Register (Address 98h)		Connection
Figure 12-2:	RCSTA: Receive Status and Control	Figure 15-1:	General Format for Instructions 141
	Register (Address 18h)94	Figure 16-1:	PICMASTER System Configuration 153
Figure 12-3:	RX Pin Sampling Scheme (BRGH = 0) 98	Figure 17-1:	Load Conditions
Figure 12-4:	RX Pin Sampling Scheme (BRGH = 1) 98	Figure 17-2:	External Clock Timing 166
Figure 12-5:	RX Pin Sampling Scheme (BRGH = 1)98	Figure 17-3:	CLKOUT and I/O Timing 167
Figure 12-6:	USART Transmit Block Diagram99	Figure 17-4:	Reset, Watchdog Timer, Oscillator Start-up
Figure 12-7:	Asynchronous Master Transmission 100		Timer and Power-up Timer Timing 168
Figure 12-8:	Asynchronous Master Transmission	Figure 17-5:	Brown-out Reset Timing 168
· ·	(Back to Back)100	Figure 17-6:	Timer0 Clock Timings
Figure 12-9:	USART Receive Block Diagram101	Figure 17-7:	A/D Conversion Timing 172
Figure 12-10:	Asynchronous Reception101	Figure 19-1:	Load Conditions
Figure 12-11:	Synchronous Transmission104	Figure 19-2:	External Clock Timing
Figure 12-11:	Synchronous Transmission		CLKOUT and I/O Timing
rigule 12-12.		Figure 19-3:	<del>-</del>
Fig. 40.40	(Through TXEN)	Figure 19-4:	Reset, Watchdog Timer, Oscillator Start-up
Figure 12-13:	Synchronous Reception (Master Mode,	F: 40.5	Timer and Power-up Timer Timing 183
	SREN) 106	Figure 19-5:	Timer0 Clock Timings 184
Figure 13-1:	ADCON0 Register, PIC16C70/71/71A	Figure 19-6:	A/D Conversion Timing 187
	(Address 08h)109	Figure 20-1:	Typical RC Oscillator Frequency vs.
Figure 13-2:	ADCON0 Register, PIC16C72/73/73A/74/		Temperature 189
	74A (Address 1Fh)110	Figure 20-2:	Typical RC Oscillator Frequency vs.
Figure 13-3:	ADCON1 Register for PIC16C70/71/71A		VDD
_	(Address 88h)110	Figure 20-3:	Typical RC Oscillator Frequency vs.
Figure 13-4:	ADCON1 Register, PIC16C72/73/73A/74/	· ·	VDD
J	74A (Address 9Fh)111	Figure 20-4:	Typical RC Oscillator Frequency vs. VDD 190
Figure 13-5:	A/D Block Diagram, PIC16C70/71/71A 112	Figure 20-5:	Typical Ipd vs. VDD Watchdog Timer
Figure 13-6:	A/D Block Diagram, PIC16C72/73/73A/74/	ga.o =0 0.	Disabled 25°C
riguio io o.	74A113	Figure 20-6:	Typical Ipd vs. VDD Watchdog Timer
Figure 13-7:	Analog Input Model114	riguic 20 0.	Enabled 25°C
-		Figure 20.7:	
Figure 13-8:	A/D Transfer Function	Figure 20-7:	Maximum Ipd vs. VDD Watchdog
Figure 13-9:	Flowchart of A/D Operation	F: 00 0.	Disabled
Figure 14-1:	Configuration Word for PIC16C71 121	Figure 20-8:	Maximum Ipd vs. VDD Watchdog
Figure 14-2:	Configuration Word for PIC16C70/71A 122		Enabled
Figure 14-3:	Configuration Word for PIC16C73/74 122	Figure 20-9:	Vth (Input Threshold Voltage) of I/O Pins vs.
Figure 14-4:	Configuration Word for PIC16C72/73A/		VDD191
	74A123	Figure 20-10:	VIH, VIL of MCLR, TOCKI and OSC1 (in RC
Figure 14-5:	Crystal/Ceramic Resonator Operation		Mode) vs. VDD192
	(HS, XT or LP OSC Configuration) 123	Figure 20-11:	VTH (Input Threshold Voltage) of OSC1 Input
Figure 14-6:	External Clock Input Operation	•	(in XT, HS, and LP Modes) vs. VDD 192
· ·	(HS, XT or LP OSC Configuration) 123	Figure 20-12:	Typical IDD vs. Freq (Ext Clock, 25°C) 193
Figure 14-7:	External Parallel Resonant Crystal Oscillator	Figure 20-13:	Maximum, IDD vs. Freq (Ext Clock, -40° to
	Circuit	9 =	+85°C)
Figure 14-8:	External Series Resonant Crystal Oscillator	Figure 20-14:	Maximum Idd vs. Freq with A/D Off
riguic 14 0.	Circuit125	riguic 20-14.	(Ext Clock, -55° to +125°C)
Figure 14 0:	RC Oscillator Mode	Figure 20-15:	,
Figure 14-9:		•	WDT Timer Time-out Period vs. VDD 194
Figure 14-10:	Simplified Block Diagram of On-chip Reset	Figure 20-16:	Transconductance (gm) of HS Oscillator vs.
E: 44.44	Circuit	F: 00.47	VDD
Figure 14-11:	Brown-out Situations 127	Figure 20-17:	Transconductance (gm) of LP Oscillator vs.
Figure 14-12:	Time-out Sequence on Power-up		VDD
	(MCLR not Tied to VDD): Case 1131	Figure 20-18:	Transconductance (gm) of XT Oscillator vs.
Figure 14-13:	Time-out Sequence on Power-up		VDD
	(MCLR Not Tied To VDD): Case 2131	Figure 20-19:	IOH vs. VOH, VDD = 3V 195
Figure 14-14:	Time-out Sequence on Power-up	Figure 20-20:	IOH vs. VOH, VDD = 5V 195
	(MCLR Tied to VDD)131	Figure 20-21:	IOL vs. VOL, VDD = 3V
Figure 14-15:	External Power-on Reset Circuit (for Slow	Figure 20-22:	IOL vs. VOL, VDD = 5V
-	VDD Power-up)132	ŭ	
	· ·		

Figure 21-1:	Load Conditions	Table 5-2:	Summary of Registers Associated with
Figure 21-2:	External Clock Timing204		PORTA44
Figure 21-3:	CLKOUT and I/O Timing205	Table 5-3:	PORTB Functions46
Figure 21-4:	Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer Timing 206	Table 5-4:	Summary of Registers Associated with PORTB46
Figure 21-5:	Brown-out Reset Timing206	Table 5-5:	PORTC Functions48
Figure 21-6:	Timer0 and Timer1 Clock Timings 207	Table 5-6:	Summary of Registers Associated with
Figure 21-7:	Capture/Compare/PWM Timings		PORTC48
J	(CCP1)208	Table 5-7:	PORTD Functions49
Figure 21-8:	SPI Mode Timing209	Table 5-8:	Summary of Registers Associated with
Figure 21-9:	I <sup>2</sup> C Bus Start/Stop Bits Timing210		PORTD50
Figure 21-10:	I <sup>2</sup> C Bus Data Timing211	Table 5-9:	PORTE Functions52
Figure 21-11:	A/D Conversion Timing	Table 5-10:	Summary of Registers Associated with
Figure 23-1:	Load Conditions	14510 0 10.	PORTE52
Figure 23-2:	External Clock Timing	Table 5-11:	Registers Associated with Parallel Slave
Figure 23-3:	CLKOUT and I/O Timing	Table 5-11.	Port55
Figure 23-4:	Reset, Watchdog Timer, Oscillator Start-up	Table 7-1:	
Figure 23-4.	Timer and Power-up Timer Timing 229	Table 7-1.	Registers Associated with Timer0, PIC16C70/71/71A63
Figure 23-5:	Timer0 and Timer1 Clock Timings 230	Table 7-2:	Registers Associated with Timer0,
Figure 23-6:	Capture/Compare/PWM Timings (CCP1 and	145.6 7 2.	PIC16C72/73/73A/74/74A63
1 iguio 20 0.	CCP2)	Table 8-1:	Capacitor Selection for the Timer1
Figure 23-7:	Parallel Slave Port Timing for the PIC16C74	Table 0 1.	Oscillator67
	Only232	Table 8-2:	Registers Associated with Timer1 as a
Figure 23-8:	SPI Mode Timing233		Timer/Counter68
Figure 23-9:	I <sup>2</sup> C Bus Start/Stop Bits Timing234	Table 9-1:	Registers Associated with Timer2 as a
Figure 23-10:	I <sup>2</sup> C Bus Data Timing235		Timer/Counter70
Figure 23-11:	USART Module: Synchronous Transmission	Table 10-1:	CCP Mode - Timer Resource71
J	(Master/Slave) Timing236	Table 10-2:	Interaction of Two CCP Modules71
Figure 23-12:	USART Module: Synchronous Receive	Table 10-3:	PWM Frequency vs. Resolution at
9	(Master/Slave) Timing236		20 MHz74
Figure 23-13:	A/D Conversion Timing	Table 10-4:	Example PWM Frequencies and Resolutions
Figure 25-1:	Load Conditions	14510 10 1.	at 20 MHz74
Figure 25-2:	External Clock Timing	Table 10-5:	Registers Associated with Capture and
Figure 25-3:	CLKOUT and I/O Timing	Table 10 0.	Timer175
Figure 25-4:	Reset, Watchdog Timer, Oscillator Start-up	Table 10-6:	Registers Associated with Compare and
riguic 25 4.	Timer and Power-up Timer Timing 253	Table 10 0.	Timer175
Figure 25-5:	Brown-out Reset Timing	Table 10-7:	Registers Associated with PWM and
Figure 25-6:	Timer0 and Timer1 Clock Timings	Table 10-7.	Timer276
Figure 25-7:	Capture/Compare/PWM Timings (CCP1 and	Table 11-1:	Registers Associated with SPI Operation82
rigule 25-7.	CCP2)	Table 11-1:	I <sup>2</sup> C Bus Terminology83
Figure 25 9:	Parallel Slave Port Timing for the PIC16C74A	Table 11-3:	Data Transfer Received Byte Actions88
Figure 25-8:	Only		Registers Associated with I <sup>2</sup> C Operation91
Figure 25-9:	SPI Mode Timing	Table 11-4: Table 12-1:	Baud Rate Formula95
-	I <sup>2</sup> C Bus Start/Stop Bits Timing		Registers Associated with Baud Rate
Figure 25-10: Figure 25-11:		Table 12-2:	
•	I <sup>2</sup> C Bus Data Timing	Toble 10.0	Generator
Figure 25-12:	USART Module: Synchronous Transmission	Table 12-3:	Baud Rates for Synchronous Mode96
F: 05 40	(Master/Slave) Timing	Table 12-4:	Baud Rates for Asynchronous Mode
Figure 25-13:	USART Module: Synchronous Receive	T-1-1- 40 5	(BRGH = 0)96
F: 05.44	(Master/Slave) Timing	Table 12-5:	Baud Rates for Asynchronous Mode
Figure 25-14:	A/D Conversion Timing263	T 11 40 0	(BRGH = 1)97
LIST OF TA	BLES	Table 12-6:	Registers Associated with Asynchronous
Toble 1 1.	DIC16C7V Family of Davison	Toble 10.7	Transmission
Table 1-1:	PIC16C7X Family of Devices	Table 12-7:	Registers Associated with Asynchronous
Table 3-1:	PIC16C70/71A Pinout Description	T 11 40 0	Reception102
Table 3-2:	PIC16C71 Pinout Description	Table 12-8:	Registers Associated with Synchronous
Table 3-3:	PIC16C72 Pinout Description	<b>T</b>	Master Transmission104
Table 3-4:	PIC16C73/73A Pinout Description	Table 12-9:	Registers Associated with Synchronous
Table 3-5:	PIC16C74/74A Pinout Description	T-11 40 40	Master Reception105
Table 4-1:	PIC16C70/71/71A Special Function Register	Table 12-10:	Registers Associated with Synchronous
T-51- 4 0	Summary	T-11 40 41	Slave Transmission
Table 4-2:	PIC16C72 Special Function Register	Table 12-11:	Registers Associated with Synchronous
	Summary		Slave Reception108
Table 4-3:	PIC16C73/73A/74/74A Special Function	Table 13-1:	TAD vs. Device Operating Frequencies,
	Register Summary	<b>_</b>	PIC16C71115
Table 5-1:	PORTA Functions44	Table 13-2:	TAD vs. Device Operating Frequencies,
			PIC16C70/71A/72/73/73A/74/74A

Table 13-3:	Summary of A/D Registers, PIC16C70/71/	Table 19-7:	A/D Converter Characteristics:
Table 13-3.	71A120	Table 19-7.	PIC16LC71-04 (Commercial, Industrial). 186
Table 13-4:	Summary of A/D Registers, PIC16C72120	Table 19-8:	A/D Conversion Requirements 187
Table 13-5:	Summary of A/D Registers, PIC16C73/73A/	Table 20-1:	RC Oscillator Frequencies
Table 10 0.	74/74A120	Table 20-2:	Input Capacitance*
Table 14-1:	Ceramic Resonators PIC16C71124	Table 21-1:	Cross Reference of Device Specs for
Table 14-2:	Capacitor Selection for Crystal Oscillator for	14510 21 1.	Oscillator Configurations and Frequencies
14510 112.	PIC16C71124		of Operation (Commercial Devices) 198
Table 14-3:	Ceramic Resonators PIC16C70/71A/72/73/	Table 21-2:	Clock Timing Requirements
14515 11 6.	73A/74/74A124	Table 21-3:	CLKOUT and I/O Timing Requirements . 205
Table 14-4:	Capacitor Selection for Crystal Oscillator for	Table 21-4:	Reset, Watchdog Timer, Oscillator
14515 11 1.	PIC16C70/71A/72/73/73A/74/74A 124	14510 21 1.	Start-up Timer and Power-up Timer
Table 14-5:	Time-out in Various Situations, PIC16C71/		Requirements
14515 11 6.	73/74	Table 21-5:	Timer0 and Timer1 Clock Requirements 207
Table 14-6:	Time-out in Various Situations, PIC16C70/	Table 21-6:	Capture/Compare/PWM Requirements
	71A/72/73A/74A128		(CCP1)
Table 14-7:	Status Bits and Their Significance,	Table 21-7:	SPI Mode Requirements
	PIC16C71/73/74128	Table 21-8:	I <sup>2</sup> C Bus Start/Stop Bits Requirements 210
Table 14-8:	Status Bits and Their Significance,	Table 21-9:	I <sup>2</sup> C Bus Data Requirements
	PIC16C70/71A/72/73A/74A128	Table 21-10:	Serial Port Synchronous Transmission
Table 14-9:	Reset Condition for Special Registers 129		Requirements
Table 14-10:	Initialization Conditions for all Registers . 129	Table 21-11:	Serial Port Synchronous Receive
Table 15-1:	Opcode Field Descriptions		Requirements
Table 15-2:	PIC16CXX Instruction Set142	Table 21-12:	A/D Converter Characteristics:
Table 16-1:	PICMASTER Probe Specification 154		PIC16C72-04 (Commercial, Industrial,
Table 16-2:	Development System Packages		Automotive)
Table 17-1:	Cross Reference of Device Specs for		PIC16C72-10 (Commercial, Industrial,
	Oscillator Configurations and Frequencies of		Automotive)
	Operation (Commercial Devices)		PIC16C72-20 (Commercial, Industrial,
Table 17-2:	Clock Timing Requirements166		Automotive)
Table 17-3:	CLKOUT and I/O Timing Requirements 167	Table 21-13:	A/D Converter Characteristics:
Table 17-4:	Reset, Watchdog Timer, Oscillator Start-up		PIC16LC72-04 (Commercial, Industrial,
	Timer and Power-up Timer Requirements		Automotive)
	168	Table 21-14:	A/D Conversion Requirements
Table 17-5:	Timer0 Clock Requirements169	Table 23-1:	Cross Reference of Device Specs for
Table 17-6:	A/D Converter Characteristics:		Oscillator Configurations and Frequencies
	PIC16C70-04 (Commercial, Industrial,		of Operation (Commercial Devices) 220
	Automotive)	Table 23-2:	Clock Timing Requirements
	PIC16C71A-04 (Commercial, Industrial,	Table 23-3:	CLKOUT and I/O Timing Requirements . 228
	Automotive)	Table 23-4:	Reset, Watchdog Timer, Oscillator
	PIC16C70-10 (Commercial, Industrial,		Start-up Timer and Power-up Timer
	Automotive)		Requirements
	PIC16C71A-10 (Commercial, Industrial,	Table 23-5:	Timer0 and Timer1 Clock Requirements 230
	Automotive)	Table 23-6:	Capture/Compare/PWM Requirements
	PIC16C70-20 (Commercial, Industrial,		(CCP1 and CCP2) 231
	Automotive)	Table 23-7:	Parallel Slave Port Requirements for the
	PIC16C71A-20 (Commercial, Industrial,		PIC16C74 Only232
	Automotive) 170	Table 23-8:	SPI Mode Requirements233
Table 17-7:	A/D Converter Characteristics:	Table 23-9:	I <sup>2</sup> C Bus Start/Stop Bits Requirements 234
	PIC16LC70-04 (Commercial, Industrial,	Table 23-10:	I <sup>2</sup> C Bus Data Requirements
	Automotive)	Table 23-11:	Serial Port Synchronous Transmission
	PIC16LC71A-04 (Commercial, Industrial,		Requirements
	Automotive) 171	Table 23-12:	Serial Port Synchronous Receive
Table 17-8:	A/D Conversion Requirements172		Requirements
Table 19-1:	Cross Reference of Device Specs for	Table 23-13:	A/D Converter Characteristics:
	Oscillator Configurations and Frequencies of		PIC16C73-04 (Commercial, Industrial)
	Operation (Commercial Devices)175		PIC16C74-04 (Commercial, Industrial)
Table 19-2:	External Clock Timing Requirements 181		PIC16C73-10 (Commercial, Industrial)
Table 19-3:	CLKOUT and I/O Timing Requirements 182		PIC16C74-10 (Commercial, Industrial)
Table 19-4:	Reset, Watchdog Timer, Oscillator		PIC16C73-20 (Commercial, Industrial)
	Start-up Timer and Power-up Timer		PIC16C74-20 (Commercial, Industrial) 237
	Requirements183	Table 23-14:	A/D Converter Characteristics:
Table 19-5:	Timer0 Clock Requirements184		PIC16LC73-04 (Commercial, Industrial)
Table 19-6:	A/D Converter Characteristics:		PIC16LC74-04 (Commercial, Industrial). 238
	PIC16C71-04 (Commercial, Industrial)	Table 23-15:	A/D Conversion Requirements 239
	PIC16C71-20 (Commercial, Industrial) 185		

Table 25-1:	Cross Reference of Device Specs for	Table 25-14:	A/D Converter Characteristics:
	Oscillator Configurations and Frequencies		PIC16LC73A-04 (Commercial, Industrial,
	of Operation (Commercial Devices) 244		Automotive)
Table 25-2:	Clock Timing Requirements250		PIC16LC74A-04 (Commercial, Industrial,
Table 25-3:	CLKOUT and I/O Timing Requirements 252		Automotive)262
Table 25-4:	Reset, Watchdog Timer, Oscillator	Table 25-15:	A/D Conversion Requirements263
	Start-up Timer and Power-up Timer	Table E-1:	PIC16C5X Family of Devices285
	Requirements253	Table E-2:	PIC16C62X Family of Devices286
Table 25-5:	Timer0 and Timer1 Clock Requirements 254	Table E-3:	PIC16C6X Family of Devices287
Table 25-6:	Capture/Compare/PWM Requirements	Table E-4:	PIC16C7X Family of Devices288
	(CCP1 and CCP2)255	Table E-5:	PIC16C8X Family of Devices289
Table 25-7:	Parallel Slave Port Requirements for the	Table E-6:	PIC17CXX Family of Devices290
	PIC16C74A Only256	Table E-7:	Pin Compatible Devices291
Table 25-8:	SPI Mode Requirements257		
Table 25-9:	I <sup>2</sup> C Bus Start/Stop Bits Requirements 258		
Table 25-10:	I <sup>2</sup> C Bus Data Requirements259		
Table 25-11:	Serial Port Synchronous Transmission		
	Requirements260		
Table 25-12:	Serial Port Synchronous Receive		
	Requirements260		
Table 25-13:	A/D Converter Characteristics:		
	PIC16C73A-04 (Commercial, Industrial,		
	Automotive)		
	PIC16C74A-04 (Commercial, Industrial,		
	Automotive)		
	PIC16C73A-10 (Commercial, Industrial,		
	Automotive)		
	PIC16C74A-10 (Commercial, Industrial,		
	Automotive)		
	PIC16C73A-20 (Commercial, Industrial,		
	Automotive)		
	PIC16C74A-20 (Commercial, Industrial,		
	Automotive) 261		

**NOTES:** 

## **CONNECTING TO MICROCHIP BBS**

Connect worldwide to the Microchip BBS using the CompuServe® communications network. In most cases a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS.

There is **no charge** for connecting to the BBS, except for a toll charge to the CompuServe access number, where applicable. You do not need to be a CompuServe member to take advantage of this connection (you never actually log in to CompuServe).

The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allows multiple users at baud rates up to 14400 bps.

The following connect procedure applies in most locations:

- Set your modem to 8 bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- Depress **<ENTER**→ and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- 4. Type +, depress <ENTER > and Host Name: will appear.
- Type MCHIPBBS, depress < ENTER

  → and you will be connected to the Microchip BBS.</li>

In the United States, to find CompuServe's phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with Host Name:, type

**NETWORK**, depress < **ENTER** → and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 457-1550 for your local CompuServe number.

### Trademarks:

The Microchip logo, name and PIC are registered trademarks of Microchip Technology Incorporated in the U.S.A.

PICMASTER, MPLAB, PICSTART, PRO MATE and fuzzyLAB are trademarks, and SQTP is a service mark of Microchip Technology Incorporated.

fuzzyTECH is a registered trademark of Inform Software Corporation.

I<sup>2</sup>C is a trademark of Philips Corporation.

IBM, IBM PC-AT are registered trademarks of International Business Machines Corp.

Pentium is a trademark of Intel Corporation.

MS-DOS and Microsoft Windows are registered trademarks of Microsoft Corporation. Windows is a trademark of Microsoft Corporation.

CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

## **READER RESPONSE**


It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

RE:	Technical Publications Manager Reader Response	Total Pages Sent		
Fro				
		FAX: ()		
App	plication (optional):			
Wo	uld you like a reply?YN			
Dev	rice: PIC16C7X Literatu	ire Number: DS30390B		
Que	estions:			
1.	What are the best features of this docum	ent?		
2.	. How does this document meet your hardware and software development needs?			
3.	Do you find the organization of this data sheet easy to follow? If not, why?			
4.	What additions to the data sheet do you think would enhance the structure and subject?			
5.	What deletions from the data sheet could	be made without affecting the overall usefullness?		
6.	Is there any incorrect or misleading inform	mation (what and where)?		
7.	How would you improve this document?			
8.	How would you improve our software, sy	stems, and silicon products?		

## PIC16C7X Product Identification System

To order or obtain information, e.g., on pricing or delivery refer to the factory or the listed sales office.



<sup>\*</sup> JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type (including LC devices).

## Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office (see below)
- 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
- 3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using. For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

© 1995 Microchip Technology Inc.

DS30390B-page 307

## WORLDWIDE SALES & SERVICE

### **AMERICAS**

## **Corporate Office**

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602 786-7200 Fax: 602 786-7277 Technical Support: 602 786-7627 Web: http://www.mchip.com/microchip

#### Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770 640-0034 Fax: 770 640-0307

#### **Boston**

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752

Tel: 508 480-9990 Fax: 508 480-8575

### Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 708 285-0071 Fax: 708 285-0075

Dallas

Microchip Technology Inc. 14651 Dallas Parkway, Suite 816 Dallas, TX 75240-8809 Tel: 214 991-7177 Fax: 214 991-8588

## **Dayton**

Microchip Technology, Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 513 291-1654 Fax: 513 291-9175

### Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 455 Irvine, CA 92715

Tel: 714 263-1888 Fax: 714 263-1338

## **New York**

Microchip Technology Inc. 150 Motor Parkway, Suite 416 Hauppauge, NY 11788

Tel: 516 273-5305 Fax: 516 273-5335

## **AMERICAS** (continued)

#### San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408 436-7950 Fax: 408 436-7955

## ASIA/PACIFIC

### Hong Kong

Microchip Technology Unit No. 3002-3004, Tower 1 Metroplaza 223 Hing Fong Road Kwai Fong, N.T. Hong Kong Tel: 852 2 401 1200 Fax: 852 2 401 3431

### Korea

Microchip Technology 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku, Seoul, Korea

Tel: 82 2 554 7200 Fax: 82 2 558 5934

#### Singapore

Microchip Technology 200 Middle Road #10-03 Prime Centre Singapore 188980

Tel: 65 334 8870 Fax: 65 334 8850

#### Taiwan

Microchip Technology 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC

Tel: 886 2 717 7175 Fax: 886 2 545 0139

### **EUROPE**

## **United Kingdom**

Arizona Microchip Technology Ltd. Unit 6, The Courtyard Meadow Bank, Furlong Road Bourne End, Buckinghamshire SL8 5AJ Tel: 44 0 1628 851077 Fax: 44 0 1628 850259

#### France

Arizona Microchip Technology SARL 2 Rue du Buisson aux Fraises 91300 Massy - France Tel: 33 1 69 53 63 20 Fax: 33 1 69 30 90 79 **Germany** 

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 Muenchen, Germany Tel: 49 89 627 144 0 Fax: 49 89 627 144 44

### Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Pegaso Ingresso No. 2 Via Paracelso 23, 20041 Agrate Brianza (MI) Italy

Tel: 39 039 689 9939 Fax: 39 039 689 9883

### **JAPAN**

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shin Yokohama Kohoku-Ku, Yokohama Kanagawa 222 Japan Tel: 81 45 471 6166 Fax: 81 45 471 6122



Printed in the USA, 12/5/95 © 1995, Microchip Technology Inc.

Information contained in this publication regarding device applications and the like is intended by way of suggestion only. No representation or warranty is given and no liability is assumed by Microchip Technology Inc. with respect to the accuracy or use of such information. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. The Microchip logo and name are registered trademarks of Microchip Technology Inc. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.