

8-Bit CMOS Microcontrollers with A/D Converter

Devices included in this data sheet:

- PIC16C710
- PIC16C71
- PIC16C711
- PIC16C72
- PIC16C73
- PIC16C73A
- PIC16C74
- PIC16C74A

PIC16C7X Microcontroller Core Features:

- High-performance RISC CPU
- · Only 35 single word instructions to learn
- All single cycle instructions (200 ns) except for program branches which are two cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- · Interrupt capability
- · Eight level deep hardware stack
- · Direct, indirect, and relative addressing modes
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code-protection
- · Power saving SLEEP mode
- · Selectable oscillator options
- 8-bit multichannel analog-to-digital converter

- Low-power, high-speed CMOS EPROM technology
- · Fully static design
- Wide operating voltage range: 2.5V to 6.0V
- High Sink/Source Current 25/25 mA
- Commercial, Industrial and Automotive temperature ranges
- Low-power consumption:
 - < 2 mA @ 5V. 4 MHz
 - 15 μA typical @ 3V, 32 kHz
 - < 1 μA typical standby current

PIC16C7X Peripheral Features:

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter. TMR1 can be incremented during sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Capture, Compare, PWM module(s)
- Capture is 16-bit, max. resolution 12.5 ns, Compare is 16-bit, max. resolution 200 ns, max. PWM resolution is 10-bit
- Synchronous Serial Port (SSP) with $SPI^{^{\text{TM}}}$ and $I^2C^{^{\text{TM}}}$
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI)
- Parallel Slave Port (PSP) 8-bits wide, with external RD, WR and CS controls
- Brown-out detection circuitry for Brown-out Reset (BOR)

PIC16C7X Features	710	71	711	72	73	73A	74	74A
Program Memory (EPROM) x 14	512	1K	1K	2K	4K	4K	4K	4K
Data Memory (Bytes) x 8	36	36	68	128	192	192	192	192
I/O Pins	13	13	13	22	22	22	33	33
Parallel Slave Port	_	_	_	_	_	_	Yes	Yes
Capture/Compare/PWM Modules	_	_	_	1	2	2	2	2
Timer Modules	1	1	1	3	3	3	3	3
A/D Channels	4	4	4	5	5	5	8	8
Serial Communication	_		_	SPI/I ² C	SPI/I ² C, USART	SPI/I ² C, USART	SPI/I ² C, USART	SPI/I ² C, USART
In-Circuit Serial Programming	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Brown-out Reset	Yes	_	Yes	Yes	_	Yes	_	Yes
Interrupt Sources	4	4	4	8	11	11	12	12

Pin Diagrams SSOP PDIP, SOIC, Windowed CERDIP RA2/AN2 **←** □ • 1 18 ☐ **←** RA1/AN1 RA2/AN2 ← □ RA3/AN3/VREF **◄** □ 2 17 ☐ **←** RA0/AN0 RA3/AN3/VREF ■ 2 19 ☐ **←** RA0/AN0 PIC16C710 RA4/T0CKI ▼ □ 3 RA4/T0CKI ← □ 18 ☐ ← OSC1/CLKIN IC16C710 15 ☐ → OSC2/CLKOUT 17 ☐ → OSC2/CLKOUT MCLR/VPP -MCLR/VPP -**→** 🛮 6 15 ☐ **←** VDD RB0/INT ◀ 13 ☐ **←** → RB7 RB1 **←** 7 12 ☐ **←** RB6 RB0/INT **◄** 13 ☐ **←** ■ RB6 12 ☐ **←** RB5 PDIP, SOIC, Windowed CERDIP 18 ☐ **← ►** RA1/AN1 RA2/AN2 **←** ■ • 1 RA3/AN3/VREE 17 ☐ **← ►** RA0/AN0 RA4/T0CKI ← ► 16 ☐ ← OSC1/CLKIN IC16C71 15 ☐ → OSC2/CLKOUT MCLR/VPP -14 ☐ **◆** VDD Vss -RB0/INT ◄ 13 ☐ **←** ■ RB7 RB1 ▼ RB2 **←** □ RB3 ◄ 10 ☐ **←** RB4 **SSOP** PDIP, SOIC, Windowed CERDIP RA2/AN2 ▼ ► □ 20 ☐ **←** RA1/AN1 RA2/AN2 ← □ 19 ☐ **←** RA0/AN0 RA3/AN3/VREF **◄** □ 2 RA3/AN3/VRFF -PIC16C711 RA4/T0CKI ← 3 16 ☐ ← OSC1/CLKIN RA4/T0CKI ◄ 18 ☐ ← OSC1/CLKIN IC16C711 MCLR/VPP → 4 15 ☐ —➤ OSC2/CLKOUT MCLR/Vpp -17 ☐ → OSC2/CLKOUT Vss -14 ☐ **←** VDD Vss -RB0/INT ← 6 13 ☐ **←** ■ RB7 15 ☐ **←** VDD 12 ☐ **← ►** RB6 RB0/INT ◀ 11 \ → RB5 13 ☐ **←** RB6 RB2 ▼ RB1 ◀ ▶ □ RB3 **←** ■ 9 10 ☐ **←** RB4 RB2 ◀ 12 ☐ **←** RB5 RB3 ◄ 10 11 ☐ **←** RB4 SDIP, SOIC, Windowed Side Brazed Ceramic **SSOP** MCLR/Vpp -MCLR/Vpp -RA0/AN0 ← □ 27 ☐ **←** RB6 RA0/AN0 **→** □ 2 27 ☐ **←** RB6 RA1/AN1 **←** □ 3 26 ☐ **←** RB5 RA1/AN1 **→** □ 3 26 ☐ **←** RB5 RA2/AN2 ←► □ 25 ☐ **←** RB4 RA2/AN2 ▼ RA3/AN3/VREF ← □ 24 ☐ **← ►** RB3 RA3/AN3/VREF ◀ IC16C72 IC16C72 RA4/T0CKI ← ☐ 6 23 ☐ **←** ■ RB2 23 ☐ **←** ■ RB2 RA4/T0CKI → 6 RA5/AN4/SS ← □ □ Vss ← □ 22 ☐ **← ►** RB1 RA5/AN4/SS → 7 22 ☐ **←** RB1 ■ RB0/INT 20 OSC1/CLKIN -**→** 🛮 9 OSC1/CLKIN -20 OSC2/CLKOUT ← OSC2/CLKOUT ← ☐ 10 RC0/T1OSO/T1CKI ◀ 18 ☐ **←** RC7 RC0/T1OSO/T1CKI ◀ RC1/T1OSI ◀ RC1/T1OSI ◀ 16 ☐ ←→ RC5/SDO RC2/CCP1 ◄ 16 ☐ ←→ RC5/SDO RC3/SCK/SCL ← 14 15 ☐ ← RC4/SDI/SDA RC3/SCK/SCL ← ☐ 14 15 ☐ ← RC4/SDI/SDA




Table of Contents

1.0	General Description	5
2.0	PIC16C7X Device Varieties	
3.0	Architectural Overview	
4.0	Memory Organization	21
5.0	I/O Ports	
6.0	Overview of Timer Modules	57
7.0	Timer0 Module	59
8.0	Timer1 Module	65
9.0	Timer2 Module	69
10.0	Capture/Compare/PWM Module(s)	71
11.0	Synchronous Serial Port (SSP) Module	77
12.0	Universal Synchronous Asynchronous Receiver Transmitter (USART)	93
13.0	Analog-to-Digital Converter (A/D) Module	109
14.0	Special Features of the CPU	
15.0	Instruction Set Summary	141
16.0	Development Support	155
17.0	Electrical Characteristics for PIC16C710 and PIC16C711	
18.0	DC and AC Characteristics Graphs and Tables for PIC16C710 and PIC16C711	
19.0	Electrical Characteristics for PIC16C71	
20.0	DC and AC Characteristics Graphs and Tables for PIC16C71	187
21.0	Electrical Characteristics for PIC16C72	
22.0	Electrical Characteristics for PIC16C73/74	213
23.0	Electrical Characteristics for PIC16C73A/74A	235
24.0	DC and AC Characteristics Graphs and Tables for:	
	PIC16C72, PIC16C73, PIC16C73A, PIC16C74, PIC16C74A	
25.0	Packaging Information	
	ndix A:	
	dix B: Compatibility	
	dix C: What's New	
	dix D: What's Changed	
	dix E: PIC16/17 Microcontrollers	
PIC16	C7X Product Identification System	309

For register and module descriptions in this data sheet, device legends show which devices apply to those sections. As an example, the legend below would mean that the following section applies only to the PIC16C711, PIC16C72, PIC16C73A and PIC16C74A devices.

Applicable Devices
710 71 711 72 73 73A 74 74A

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

1.0 GENERAL DESCRIPTION

The PIC16C7X is a family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers with integrated analog-to-digital (A/D) converters, in the PIC16CXX mid-range family.

All PIC16/17 microcontrollers employ an advanced RISC architecture. The PIC16CXX microcontroller family has enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches which require two cycles. A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16CXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

The PIC16C710/71 devices have 36 bytes of RAM, and the PIC16C711 has 68 bytes of RAM. The PIC16C710/71/711 devices have 13 I/O pins. In addition a timer/counter is available. Also a 4-channel high-speed 8-bit A/D is provided. The 8-bit resolution is ideally suited for applications requiring low-cost analog interface, e.g. thermostat control, pressure sensing, etc.

The **PIC16C72** device has 128 bytes of RAM and 22 I/O pins. In addition several peripheral features are available including: three timer/counters, one Capture/Compare/PWM module and one serial port. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I²C) bus. Also a 5-channel high-speed 8-bit A/D is provided. The 8-bit resolution is ideally suited for applications requiring low-cost analog interface, e.g. thermostat control, pressure sensing, etc.

The PIC16C73/73A devices have 192 bytes of RAM and 22 I/O pins. In addition, several peripheral features are available including: three timer/counters, two Capture/Compare/PWM modules and two serial ports. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I2C) bus. The Universal Synchronous Asynchronous Receiver Transmitter (USART) is also known as the Serial Communications Interface or SCI. Also a 5-channel high-speed 8-bit A/D is provided. The 8-bit resolution is ideally suited for applications requiring low-cost analog interface, e.g. thermostat control, pressure sensing, etc.

The **PIC16C74/74A** devices have 192 bytes of RAM and 33 I/O pins. In addition several peripheral features are available including: three timer/counters, two Capture/Compare/PWM modules and two serial ports. The

Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I²C) bus. The Universal Synchronous Asynchronous Receiver Transmitter (USART) is also known as the Serial Communications Interface or SCI. An 8-bit Parallel Slave Port is provided. Also an 8-channel high-speed 8-bit A/D is provided. The 8-bit resolution is ideally suited for applications requiring low-cost analog interface, e.g. thermostat control, pressure sensing, etc.

The PIC16C7X family has special features to reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) feature provides a power saving mode. The user can wake up the chip from SLEEP through several external and internal interrupts and resets.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lockup.

A UV erasable CERDIP packaged version is ideal for code development while the cost-effective One-Time-Programmable (OTP) version is suitable for production in any volume.

The PIC16C7X family fits perfectly in applications ranging from security and remote sensors to appliance control and automotive. The EPROM technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC16C7X very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, serial communication, capture and compare, PWM functions and coprocessor applications).

1.1 Family and Upward Compatibility

Users familiar with the PIC16C5X microcontroller family will realize that this is an enhanced version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of enhancements. Code written for the PIC16C5X can be easily ported to the PIC16CXX family of devices (Appendix B).

1.2 <u>Development Support</u>

The PIC16CXX family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low-cost development programmer and a full-featured programmer. A "C" compiler and fuzzy logic support tools are also available. (Section 16.0)

TABLE 1-1: PIC16C7X FAMILY OF DEVICES

				Clock		Memory			Perij	Peripherals	S	r		Features
			`	SRIAN LONG BOOK	(S)	Salo Salo		Olifo S	Ed To		Slaurens			China
	`	Ti q	TOLIBADO	(S) 81700 N (S) 81700 NOUS NO (S) 81700 NOUS NOUS NO (S) 81700 NOUS NO (S) 81700 NOUS NO (S) 81700 NO (S) 8	Somo	to de steis les states de la companya de la company	To Sub	1/1/20/0	400	19 10 10 10 10 10 10 10 10 10 10 10 10 10	Story Strain to	, aller of	SILON STATE	00 / 1/0
	Ch	THE	00000	, toldit	(Sal)	le les	180	1/2 N	3/4	ON	ONON THAT	5 W	246	Coxpe > June
PIC16C710	20	512	36	TMR0	Ī	1	1	4	4	13	3.0-6.0	Yes	Yes	Yes 18-pin DIP, SOIC; 20-pin SSOP
PIC16C71	20	눚	36	TMRO	· 	ı	1	4	4	13	3.0-6.0	Yes	I	18-pin DIP, SOIC
PIC16C711	20		89	TMR0		1	ı	4	4	13	3.0-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C72	20	2K	128	TMR0, TMR1, TMR2	1 SF	SPI/I²C	1	2	8	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16C73	20	4	192	TMR0, TMR1, TMR2	2 SP US	SPI/I²C, USART		2	7	22	3.0-6.0	Yes	1	28-pin SDIP, SOIC
PIC16C73A ⁽¹⁾	20	4	192	TMR0, TMR1, TMR2	2 SP US	SPI/I²C, USART	ı	2	7	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16C74	20	4	192	TMR0, TMR1, TMR2	2 SP US	SPI/I ² C, \	Yes	∞	12	33	3.0-6.0	Yes	1	40-pin DIP; 44-pin PLCC, MQFP
PIC16C74A ⁽¹⁾	20	4K	192	TMR0, TMR1, TMR2	2 SP US	$\left. \frac{\text{SPI/I}^2C}{\text{USART}} \right $	Yes	8	12	33	2.5-6.0	Yes	Yes	Yes 40-pin DIP; 44-pin PLCC, MQFP, TQFP
All Pi	C16/17	⁷ Fami	ly devi	ces have Power-	on Res	apt spla	ofable	Watch	Thop	imer	selectable	apos	rotect	All DIC18/17 Family davines have Dower-on Reset selectable Watchdor Timer selectable code protect and bigh 1/O current

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.
All PIC16C7X Family devices use serial programming with clock pin RB6 and data pin RB7.
Please contact your local sales office for availability of these devices.

Note 1:

2.0 PIC16C7X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C7X Product Identification System section at the end of this data sheet. When placing orders, please use that page of the data sheet to specify the correct part number.

For the PIC16C7X family, there are two device "types" as indicated in the device number:

- C, as in PIC16C74. These devices have EPROM type memory and operate over the standard voltage range.
- LC, as in PIC16LC74. These devices have EPROM type memory and operate over an extended voltage range.

2.1 <u>UV Erasable Devices</u>

The UV erasable version, offered in CERDIP package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes. Microchip's PICSTART® and PRO MATE® programmers both support the PIC16C7X. Third party programmers also are available; refer to the Microchip Third Party Guide for a list of sources.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turnaround</u> Production (SQTPSM) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random, or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password, or ID number.

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16CXX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16CXX uses a Harvard architecture, in which, program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture in which program and data are fetched from the same memory using the same bus. Separating program and data buses further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions (Example 3-1). Consequently, all instructions (35) execute in a single cycle (200 ns @ 20 MHz) except for program branches.

The table below lists program memory (EPROM) and data memory (RAM) for each PIC16C7X device.

Device	Program Memory	Data Memory
PIC16C710	512 x 14	36 x 8
PIC16C71	1K x 14	36 x 8
PIC16C711	1K x 14	68 x 8
PIC16C72	2K x 14	128 x 8
PIC16C73	4K x 14	192 x 8
PIC16C73A	4K x 14	192 x 8
PIC16C74	4K x 14	192 x 8
PIC16C74A	4K x 14	192 x 8

The PIC16CXX can directly or indirectly address its register files or data memory. All special function registers, including the program counter, are mapped in the data memory. The PIC16CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16CXX simple yet efficient. In addition, the learning curve is reduced significantly.

PIC16CXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between the data in the working register and any register file.


The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a $\overline{\text{borrow}}$ bit and a $\overline{\text{digit borrow}}$ out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

© 1996 Microchip Technology Inc.

FIGURE 3-1: PIC16C710/71/711 BLOCK DIAGRAM



PORTA Data Bus Program Counter **EPROM** RA0/AN0 Program RA1/AN1 Memory RA2/AN2 RAM 8 Level Stack RA3/AN3/VREF 2K x 14 (13-bit) RA4/T0CKI RA5/AN4/SS Registers 128 x 8 Program RAM Addr⁽¹⁾ ý 9 PORTB Bus Addr MUX Instruction reg RB0/INT Indirect Addr Direct Addr 8 RB7:RB1 FSR reg STATUS reg PORTC RC0/T1OSO/T1CKI RC1/T1OSI RC2/CCP1 MUX Power-up Timer RC3/SCK/SCL RC4/SDI/SDA Instruction Decode & Control RC5/SDO Oscillator Start-up Timer ALŪ RC6 RC7 Power-on Reset 8 Timing Generation Watchdog Timer W reg OSC1/CLKIN OSC2/CLKOUT Brown-out Reset \boxtimes MCLR VDD, VSS Timer1 Timer0 Timer2 Synchronous A/D CCP1 Serial Port Note 1: Higher order bits are from the STATUS register.

FIGURE 3-2: PIC16C72 BLOCK DIAGRAM




FIGURE 3-3: PIC16C73/73A BLOCK DIAGRAM




FIGURE 3-4: PIC16C74/74A BLOCK DIAGRAM

TABLE 3-1: PIC16C710/711 PINOUT DESCRIPTION

Pin Name	DIP Pin#	SSOP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	18	16	ı	ST/CMOS ⁽³⁾	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	17	15	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	4	4	4	I/P	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device.
						PORTA is a bi-directional I/O port.
RA0/AN0	17	19	17	I/O	TTL	Analog input0
RA1/AN1	18	20	18	I/O	TTL	Analog input1
RA2/AN2	1	1	1	I/O	TTL	Analog input2
RA3/AN3/VREF	2	2	2	I/O	TTL	Analog input3/VREF
RA4/T0CKI	3	3	3	I/O	ST	Can also be selected to be the clock input to the Timer0 module. Output is open drain type.
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	6	7	6	I/O	TTL/ST ⁽¹⁾	RB0/INT can also be selected as an external interrupt pin.
RB1	7	8	7	I/O	TTL	
RB2	8	9	8	I/O	TTL	
RB3	9	10	9	I/O	TTL	
RB4	10	11	10	I/O	TTL	Interrupt on change pin.
RB5	11	12	11	I/O	TTL	Interrupt on change pin.
RB6	12	13	12	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming clock.
RB7	13	14	13	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming data.
Vss	5	4, 6	5	Р	_	Ground reference for logic and I/O pins.
VDD	14	15, 16	14	Р	_	Positive supply for logic and I/O pins.

Legend: I = input

O = output

I/O = input/output

P = power

— = Not used

TTL = TTL input

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.
2: This buffer is a Schmitt Trigger input when used in serial programming mode.

- 3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

TABLE 3-2: PIC16C71 PINOUT DESCRIPTION

Pin Name	DIP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	16	I	ST/CMOS ⁽³⁾	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	15	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	4	4	I/P	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device.
					PORTA is a bi-directional I/O port.
RA0/AN0	17	17	I/O	TTL	Analog input0
RA1/AN1	18	18	I/O	TTL	Analog input1
RA2/AN2	1	1	I/O	TTL	Analog input2
RA3/AN3/VREF	2	2	I/O	TTL	Analog input3/VREF
RA4/T0CKI	3	3	I/O	ST	Can also be selected to be the clock input to the Timer0 module. Output is open drain type.
					PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	6	6	I/O	TTL/ST ⁽¹⁾	RB0/INT can also be selected as an external interrupt pin.
RB1	7	7	I/O	TTL	
RB2	8	8	I/O	TTL	
RB3	9	9	I/O	TTL	
RB4	10	10	I/O	TTL	Interrupt on change pin.
RB5	11	11	I/O	TTL	Interrupt on change pin.
RB6	12	12	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming clock.
RB7	13	13	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming data.
Vss	5	5	Р	_	Ground reference for logic and I/O pins.
VDD	14	14	Р	_	Positive supply for logic and I/O pins.

Legend: I = input

O = output

I/O = input/output

P = power

TTL = TTL input — = Not used

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

- 3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

TABLE 3-3: PIC16C72 PINOUT DESCRIPTION

Pin Name	DIP Pin#	SSOP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	9	9	9	ı	ST/CMOS ⁽³⁾	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	10	10	10	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	1	1	1	I/P	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device.
						PORTA is a bi-directional I/O port.
RA0/AN0	2	2	2	I/O	TTL	Analog input0
RA1/AN1	3	3	3	I/O	TTL	Analog input1
RA2/AN2	4	4	4	I/O	TTL	Analog input2
RA3/AN3/VREF	5	5	5	I/O	TTL	Analog input3/VREF
RA4/T0CKI	6	6	6	I/O	ST	Can also be selected to be the clock input to the Timer0
						module. Output is open drain type.
RA5/AN4/SS	7	7	7	I/O	TTL	Analog input4 can also be the slave select for the synchronous serial port.
						PORTB is a bi-directional I/O port. PORTB can be software
					(4)	programmed for internal weak pull-up on all inputs.
RB0/INT	21	21	21	I/O	TTL/ST ⁽¹⁾	RB0/INT can also be selected as an external interrupt pin.
RB1	22	22	22	I/O	TTL	
RB2	23	23	23	I/O	TTL	
RB3	24	24	24	I/O	TTL	
RB4	25	25	25	I/O	TTL	Interrupt on change pin.
RB5	26	26	26	I/O	TTL	Interrupt on change pin.
RB6	27	27	27	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming clock.
RB7	28	28	28	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming data.
						PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	11	11	11	I/O	ST	RC0/T1OSO/T1CKI can also be selected as a Timer1 oscillator output/Timer1 clock input.
RC1/T1OSI	12	12	12	I/O	ST	RC1/T1OSI can also be selected as a Timer1 oscillator input.
RC2/CCP1	13	13	13	I/O	ST	RC2/CCP1 can also be selected as a Capture1 input/ Compare1 output/PWM1 output.
RC3/SCK/SCL	14	14	14	I/O	ST	RC3/SCK/SCL can also be selected as the synchronous serial clock input/output for both SPI and I ² C modes.
RC4/SDI/SDA	15	15	15	I/O	ST	RC4/SDI/SDA can also be selected as the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	16	16	16	I/O	ST	RC5/SDO can also be selected as the SPI Data Out (SPI mode).
RC6	17	17	17	I/O	ST	
RC7	18	18	18	I/O	ST	
Vss	8, 19	8, 19	8, 19	Р	_	Ground reference for logic and I/O pins.
VDD	20	20	20	Р	_	Positive supply for logic and I/O pins.
Legend: I = input		output		I/O = ii	nput/output	P = power

— = Not used

I/O = input/output TTL = TTL input

P = power ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.
2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

TABLE 3-4: PIC16C73/73A PINOUT DESCRIPTION

Pin Name	DIP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	9	9	I	ST/CMOS ⁽³⁾	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	10	10	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	1	1	I/P	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device.
					PORTA is a bi-directional I/O port.
RA0/AN0	2	2	I/O	TTL	Analog input0
RA1/AN1	3	3	I/O	TTL	Analog input1
RA2/AN2	4	4	I/O	TTL	Analog input2
RA3/AN3/VREF	5	5	I/O	TTL	Analog input3/VREF
RA4/T0CKI	6	6	I/O	ST	Can also be selected to be the clock input to the Timer0 module. Output is open drain type.
RA5/AN4/SS	7	7	I/O	TTL	Analog input4 can also be the slave select for the synchronous serial port.
					PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	21	21	I/O	TTL/ST ⁽¹⁾	RB0/INT can also be selected as an external interrupt pin.
RB1	22	22	I/O	TTL	
RB2	23	23	I/O	TTL	
RB3	24	24	I/O	TTL	
RB4	25	25	I/O	TTL	Interrupt on change pin.
RB5	26	26	I/O	TTL	Interrupt on change pin.
RB6	27	27	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming clock.
RB7	28	28	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming data.
					PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	11	11	I/O	ST	RC0/T1OSO/T1CKI can also be selected as a Timer1 oscillator output/Timer1 clock input.
RC1/T1OSI/CCP2	12	12	I/O	ST	RC1/T1OSI/CCP2 can also be selected as a Timer1 oscillator input or Capture2 input/Compare2 output/ PWM2 output.
RC2/CCP1	13	13	I/O	ST	RC2/CCP1 can also be selected as a Capture1 input/ Compare1 output/PWM1 output.
RC3/SCK/SCL	14	14	I/O	ST	RC3/SCK/SCL can also be selected as the synchronous serial clock input/output for both SPI and I ² C modes.
RC4/SDI/SDA	15	15	I/O	ST	RC4/SDI/SDA can also be selected as the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	16	16	I/O	ST	RC5/SDO can also be selected as the SPI Data Out (SPI mode).
RC6/TX/CK	17	17	I/O	ST	RC6/TX/CK can also be selected as Asynchronous Transmit or USART Synchronous Clock.
RC7/RX/DT	18	18	I/O	ST	RC7/RX/DT can also be selected as the Asynchronous Receive or USART Synchronous Data.
Vss	8, 19	8, 19	Р	_	Ground reference for logic and I/O pins.
VDD	20	20	Р	_	Positive supply for logic and I/O pins.

Legend: I = input O = output

I/O = input/output

P = power

— = Not used

TTL = TTL input

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

- 2: This buffer is a Schmitt Trigger input when used in serial programming mode.
- 3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

TABLE 3-5: PIC16C74/74A PINOUT DESCRIPTION

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	13	14	30	ı	ST/CMOS ⁽⁴⁾	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	14	15	31	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	1	2	18	I/P	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device.
						PORTA is a bi-directional I/O port.
RA0/AN0	2	3	19	I/O	TTL	Analog input0
RA1/AN1	3	4	20	I/O	TTL	Analog input1
RA2/AN2	4	5	21	I/O	TTL	Analog input2
RA3/AN3/VREF	5	6	22	I/O	TTL	Analog input3/VREF
RA4/T0CKI	6	7	23	I/O	ST	Can also be selected to be the clock input to the Timer0 timer/counter. Output is open drain type.
RA5/AN4/SS	7	8	24	I/O	TTL	Analog input4 can also be the slave select for the synchronous serial port.
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	33	36	8	I/O	TTL/ST ⁽¹⁾	RB0/INT can also be selected as an external interrupt pin.
RB1	34	37	9	I/O	TTL	
RB2	35	38	10	I/O	TTL	
RB3	36	39	11	I/O	TTL	
RB4	37	41	14	I/O	TTL	Interrupt on change pin.
RB5	38	42	15	I/O	TTL	Interrupt on change pin.
RB6	39	43	16	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming clock.
RB7	40	44	17	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming data.

Legend: I = input O =

O = output
— = Not used

I/O = input/output TTL = TTL input P = power

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

^{2:} This buffer is a Schmitt Trigger input when used in serial programming mode.

^{3:} This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

^{4:} This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

TABLE 3-5: PIC16C74/74A PINOUT DESCRIPTION (Cont.'d)

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
						PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	15	16	32	I/O	ST	RC0/T1OSO/T1CKI can also be selected as a Timer1 oscillator output or a Timer1 clock input.
RC1/T1OSI/CCP2	16	18	35	I/O	ST	RC1/T1OSI/CCP2 can also be selected as a Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output.
RC2/CCP1	17	19	36	I/O	ST	RC2/CCP1 can also be selected as a Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	18	20	37	I/O	ST	RC3/SCK/SCL can also be selected as the synchronous serial clock input/output for both SPI and I ² C modes.
RC4/SDI/SDA	23	25	42	I/O	ST	RC4/SDI/SDA can also be selected as the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	24	26	43	I/O	ST	RC5/SDO can also be selected as the SPI Data Out (SPI mode).
RC6/TX/CK	25	27	44	I/O	ST	RC6/TX/CK can also be selected as Asynchronous Transmit or USART Synchronous Clock.
RC7/RX/DT	26	29	1	I/O	ST	RC7/RX/DT can also be selected as the Asynchronous Receive or USART Synchronous Data.
						PORTD is a bi-directional I/O port or parallel slave port when interfacing to a microprocessor bus.
DD0/DCD0	40	21	20	I/O	ST/TTL ⁽³⁾	when interfacing to a microprocessor bus.
RD0/PSP0 RD1/PSP1	19 20	21	38 39	1/0	ST/TTL ⁽³⁾	
RD2/PSP2	20	22	40	1/0	ST/TTL ⁽³⁾	
RD3/PSP3	22	23	41	1/0	ST/TTL ⁽³⁾	
RD4/PSP4	27	30	2	1/0	ST/TTL ⁽³⁾	
RD5/PSP5	28	30	3	1/0	ST/TTL ⁽³⁾	
RD6/PSP6	29	32	4	1/0	ST/TTL ⁽³⁾	
RD7/PSP7	30	33	5	1/0	ST/TTL ⁽³⁾	
KD1/F3F1	30	33	3	1/0	31/1112.7	PORTE is a bi-directional I/O port.
RE0/RD/AN5	8	9	25	I/O	ST/TTL ⁽³⁾	REO/RD/AN5 read control for parallel slave port, or analog input5.
RE1/WR/AN6	9	10	26	I/O	ST/TTL ⁽³⁾	RE1/WR/AN6 write control for parallel slave port, or analog input6.
RE2/CS/AN7	10	11	27	I/O	ST/TTL ⁽³⁾	RE2/CS/AN7 select control for parallel slave port, or analog input7.
Vss	12,31	13,34	6,29	Р	_	Ground reference for logic and I/O pins.
VDD	11,32	12,35	7,28	Р	_	Positive supply for logic and I/O pins.
NC	_	1,17,28, 40	12,13, 33,34		_	These pins are not internally connected. These pins should be left unconnected.
Legend: I = input	O = ou	tput		/O = inp	out/output	P = power

O = output -- = Not used

TTL = TTL input

ST = Schmitt Trigger input Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

- 2: This buffer is a Schmitt Trigger input when used in serial programming mode.
- 3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).
- 4: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

3.1 **Clocking Scheme/Instruction Cycle**

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-5.


3.2 **Instruction Flow/Pipelining**

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

4.0 MEMORY ORGANIZATION

Applicable Devices 710 71 711 72 73 73A 74 74A

4.1 **Program Memory Organization**

The PIC16C7X family has a 13-bit program counter capable of addressing an 8K x 14 program memory space.

For the PIC16C710, only the first 512 x 14 (0000h-01FFh) is physically implemented. For the PIC16C71/711 only the first 1K x 14 (0000h-03FFh) is implemented. For the PIC16C72, only the first 2K x 14 (0000h-07FFh) is implemented. For the PIC16C73, PIC16C73A, PIC16C74, and PIC16C74A, only the first 4K x 14 (0000h-0FFFh) is physically implemented. Accessing a location above the physically implemented address will cause a wraparound. The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 4-1: PIC16C710 PROGRAM MEMORY MAP AND STACK




FIGURE 4-2: PIC16C71/711 PROGRAM MEMORY MAP AND STACK




FIGURE 4-3: PIC16C72 PROGRAM MEMORY MAP AND STACK





FIGURE 4-4: PIC16C73/73A/74/74A
PROGRAM MEMORY MAP
AND STACK



4.2 <u>Data Memory Organization</u>

Applicable Devices 710 | 71 | 711 | 72 | 73 | 73 A | 74 | 74 A

The data memory is partitioned into two Banks which contain the General Purpose Registers and the Special Function Registers. Bit RP0 is the bank select bit.

RP0 (STATUS<5>) = $1 \rightarrow Bank 1$

RP0 (STATUS<5>) = $0 \rightarrow Bank 0$

Each Bank extends up to 7Fh (128 bytes). The lower locations of each Bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers implemented as static RAM. Both Bank 0 and Bank 1 contain special function registers. Some "high use" special function registers from Bank 0 are mirrored in Bank 1 for code reduction and quicker access.

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register FSR (Section 4.5).

FIGURE 4-5: PIC16C710/71 REGISTER FILE MAP




FIGURE 4-6: PIC16C711 REGISTER FILE MAP

File Addres	SS		File Address							
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h							
01h	TMR0	OPTION	81h							
02h	PCL	PCL	82h							
03h	STATUS	STATUS	83h							
04h	FSR	FSR	84h							
05h	PORTA	TRISA	85h							
06h	PORTB	TRISB	86h							
07h		PCON	87h							
08h	ADCON0	ADCON1	88h							
09h	ADRES	ADRES	89h							
0Ah	PCLATH	PCLATH	8Ah							
0Bh	INTCON	INTCON	8Bh							
0Ch	General Purpose Register	General Purpose Register Mapped in Bank 0 ⁽²⁾	8Ch							
4Fh		2 3	CFh							
	4111									
50n	50h D0h									
			FFh							
7Fh			J							
	Bank 0	Bank 1								
Note 1: 2:	as '0'. Not a physical re	are unimplemente ese locations will a	d in Bank 1.							

FIGURE 4-7: PIC16C72 REGISTER FILE MAP

	IVIZAI		
File Address	3		File Address
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h
01h	TMR0	OPTION	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	 84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h	PORTC	TRISC	87h
08h			88h
09h			89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch	PIR1	PIE1	8Ch
0Dh			8Dh
0Eh	TMR1L	PCON	8Eh
0Fh	TMR1H		8Fh
10h	T1CON		90h
11h	TMR2		91h
12h	T2CON	PR2	92h
13h	SSPBUF	SSPADD	93h
14h	SSPCON	SSPSTAT	94h
15h	CCPR1L		95h
16h	CCPR1H		96h
17h	CCP1CON		97h
18h			98h
19h			99h
1Ah			9Ah
1Bh			9Bh
1Ch			9Ch
1Dh			9Dh
1Eh	ADRES		9Eh
1Fh	ADCON0	ADCON1	9Fh
20h			A0h
	General	General	
	Purpose Register	Purpose Register	
			BFh
			C0h
			_
7Fh			FFh
""	Bank 0	Bank 1	
	Unimplemented da	ta memory location	ons, read
	as '0'.		
Note 1: I	Not a physical regis	ster.	

FIGURE 4-8: PIC16C73/73A/74/74A REGISTER FILE MAP

	KEGIST	ER FILE WAR	
File Addres	ss		File Address
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h
01h	TMR0	OPTION	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h	PORTC	TRISC	87h
08h	PORTD ⁽²⁾	TRISD ⁽²⁾	88h
09h	PORTE ⁽²⁾	TRISE ⁽²⁾	89h
0Ah	PCLATH	PCLATH	- 8Ah
0Bh	INTCON	INTCON	8Bh
0Ch	PIR1	PIE1	8Ch
0Dh	PIR2	PIE2	8Dh
0Eh	TMR1L	PCON	8Eh
0Fh	TMR1H		8Fh
10h	T1CON		90h
11h	TMR2		91h
12h	T2CON	PR2	92h
13h	SSPBUF	SSPADD	93h
14h	SSPCON	SSPSTAT	94h
15h	CCPR1L		95h
16h	CCPR1H		96h
17h	CCP1CON		97h
18h	RCSTA	TXSTA	98h
19h	TXREG	SPBRG	99h
1Ah	RCREG	OI DITO	9Ah
1Bh	CCPR2L		9Bh
1Ch	CCPR2H		9Ch
1Dh	CCP2CON		9Dh
1Eh	ADRES		9Eh
1Fh	ADCON0	ADCON1	9Fh
20h	ADCONO	ADCONT	- A0h
2011			Aun
	General	General Purpose	
	Purpose Register	Register	
	, in grand		
7Fh			FFh
7 - 11	L	D 1.4	J
	Bank 0	Bank 1	
	Unimplemented da	ata memory locati	ons, read
Note 4	as '0'.	iatar	
Note 1: 2:	Not a physical reg These registers ar		nole-
۷.	mented on the PIC		
		,	

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. The special function registers can be classified into two sets (core and peripheral). Those registers associated with the "core" functions are described in this section, and those related to the operation of the peripheral features are described in the section of that peripheral feature.

TABLE 4-1: PIC16C710/71/711 SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (1)		
Bank 0								•	•	•			
00h ⁽³⁾	INDF	Addressing	this location	uses conten	ts of FSR to	address data	a memory (n	ot a physical	register)	0000 0000	0000 0000		
01h	TMR0	Timer0 mod	mer0 module's register xxxx xxxx										
02h ⁽³⁾	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	0000 0000		
03h ⁽³⁾	STATUS	IRP ⁽⁵⁾	RP1 ⁽⁵⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu		
04h ⁽³⁾	FSR	Indirect data	a memory ad	dress pointe	er					xxxx xxxx	uuuu uuuu		
05h	PORTA	_	_	_	PORTA Dat	a Latch whe	n written: PO	RTA pins wh	en read	x 0000	u 0000		
06h	PORTB	PORTB Dat	a Latch whe	n written: PC	RTB pins wh	nen read				xxxx xxxx	uuuu uuuu		
07h	_	Unimpleme	nted							_	_		
08h	ADCON0	ADCS1	ADCS0	(6)	CHS1	CHS0	GO/DONE	ADIF	ADON	00-0 0000	00-0 0000		
09h ⁽³⁾	ADRES	A/D Result	Register							xxxx xxxx	uuuu uuuu		
0Ah ^(2,3)	PCLATH	_	_	_	Write Buffer	for the uppe	er 5 bits of the	e Program C	ounter	0 0000	0 0000		
0Bh ⁽³⁾	INTCON	GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u		
Bank 1													
80h ⁽³⁾	INDF	Addressing	this location	uses conten	ts of FSR to	address data	a memory (n	ot a physical	register)	0000 0000	0000 0000		
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111		
82h ⁽³⁾	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	0000 0000		
83h ⁽³⁾	STATUS	IRP ⁽⁵⁾	RP1 ⁽⁵⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu		
84h ⁽³⁾	FSR	Indirect data	a memory ad	dress pointe	r					xxxx xxxx	uuuu uuuu		
85h	TRISA	_	_	_	PORTA Dat	a Direction F	Register			1 1111	1 1111		
86h	TRISB	PORTB Dat	a Direction C	Control Regis	ster					1111 1111	1111 1111		
87h ⁽⁴⁾	PCON	_	_	1	_	_	_	POR	BOR	qq	uu		
88h	ADCON1	_	_	_	_	_	_	PCFG1	PCFG0	00	00		
89h ⁽³⁾	ADRES	A/D Result	Register			xxxx xxxx	uuuu uuuu						
8Ah ^(2,3)	PCLATH	_	_	_	Write Buffer for the upper 5 bits of the Program Counter0 0000						0 0000		
8Bh ⁽³⁾	INTCON	GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u		

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

- Note 1: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
 - 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
 - 3: These registers can be addressed from either bank.
 - 4: The PCON register is not physically implemented in the PIC16C71, read as '0'.
 - 5: The IRP and RP1 bits are reserved on the PIC16C7X, always maintain these bits clear.
 - 6: Bit5 of ADCON0 is a General Purpose R/W bit for the PIC16C71 only. For the PIC16C710/711, this bit is unimplemented, read as '0'.

TABLE 4-2: PIC16C72 SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (3)	
Bank 0												
00h ⁽¹⁾	INDF	Addressing	this location	uses conten	ts of FSR to	address data	a memory (n	ot a physical	register)	0000 0000	0000 0000	
01h	TMR0	Timer0 mod	mer0 module's register									
02h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	0000 0000	
03h ⁽¹⁾	STATUS	IRP ⁽⁴⁾	RP1 ⁽⁴⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu	
04h ⁽¹⁾	FSR	Indirect dat	a memory ad	dress pointe	r					xxxx xxxx	uuuu uuuu	
05h	PORTA	_	_	PORTA Dat	a Latch whe	n written: PO	RTA pins wh	en read		0x 0000	0u 0000	
06h	PORTB	PORTB Da	ta Latch whe	n written: PC	RTB pins wl	nen read				xxxx xxxx	uuuu uuuu	
07h	PORTC	PORTC Da	ta Latch whe	n written: PC	RTC pins w	hen read				xxxx xxxx	uuuu uuuu	
08h	_	Unimpleme	nted							_	_	
09h	_	Unimpleme	nted							_	_	
0Ah ^(1,2)	PCLATH	_	_	_	Write Buffer	for the uppe	er 5 bits of the	e Program C	ounter	0 0000	0 0000	
0Bh ⁽¹⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u	
0Ch	PIR1	_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000	
0Dh	_	Unimpleme	nted		_	_						
0Eh	TMR1L	Holding register for the Least Significant Byte of the 16-bit TMR1 register									uuuu uuuu	
0Fh	TMR1H	Holding reg	ister for the N	Most Signific	ant Byte of th	ne 16-bit TMF	R1 register			xxxx xxxx	uuuu uuuu	
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu	
11h	TMR2	Timer2 mod	dule's registe	r						0000 0000	0000 0000	
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000	
13h	SSPBUF	Synchronou	us Serial Port	Receive Bu	ffer/Transmit	Register			•	xxxx xxxx	uuuu uuuu	
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000	
15h	CCPR1L	Capture/Co	mpare/PWM	Register (LS	SB)				<u> </u>	xxxx xxxx	uuuu uuuu	
16h	CCPR1H	Capture/Co	mpare/PWM	Register (M	SB)					xxxx xxxx	uuuu uuuu	
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000	
18h	_	Unimpleme	nted	1	'	'	1		<u> </u>	_	_	
19h	_	Unimpleme	nted							_	_	
1Ah	_	Unimpleme	nted							_	_	
1Bh	_	Unimplemented								_	_	
1Ch	_	Unimplemented									_	
1Dh	_	Unimpleme	nted							_	_	
1Eh	ADRES	A/D Result	Register							xxxx xxxx	uuuu uuuu	
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0	

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

- Note 1: These registers can be addressed from either bank.
 - 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
 - 3: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
 - 4: The IRP and RP1 bits are reserved on the PIC16C7X, always maintain these bits clear.

TABLE 4-2: PIC16C72 SPECIAL FUNCTION REGISTER SUMMARY (Cont.'d)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (3)
Bank 1											
80h ⁽¹⁾	INDF	Addressing	this location	uses conten	ts of FSR to	address data	a memory (n	ot a physical	register)	0000 0000	0000 0000
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Signif	ficant Byte					0000 0000	0000 0000
83h ⁽¹⁾	STATUS	IRP ⁽⁴⁾	RP1 ⁽⁴⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h ⁽¹⁾	FSR	Indirect data	a memory ad	dress pointe	er					xxxx xxxx	uuuu uuuu
85h	TRISA	_	_	PORTA Dat	a Direction F	Register				11 1111	11 1111
86h	TRISB	PORTB Dat	ta Direction F	Register						1111 1111	1111 1111
87h	TRISC	PORTC Da	ta Direction F	Register						1111 1111	1111 1111
88h	_	Unimpleme	nted							_	_
89h	_	Unimpleme	nted							_	_
8Ah ^(1,2)	PCLATH	_	_	_	Write Buffer	r for the uppe	er 5 bits of the	e PC		0 0000	0 0000
8Bh ⁽¹⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	_	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
8Dh	_	Unimpleme	nted							_	_
8Eh	PCON	_	_	_	_	_	_	POR	BOR	qq	uu
8Fh	_	Unimpleme	nted		•					_	_
90h	_	Unimpleme	nted							_	_
91h	_	Unimpleme	nted							_	_
92h	PR2	Timer2 Peri	iod Register							1111 1111	1111 1111
93h	SSPADD	Synchronou	us Serial Port	(I ² C mode)	Address Re	gister				0000 0000	0000 0000
94h	SSPSTAT	_	_	D/Ā	Р	S	R/W	UA	BF	00 0000	00 0000
95h	_	Unimpleme	nted		•					_	_
96h	_	Unimpleme	nted							_	_
97h	_	Unimpleme	nted							_	_
98h	_	Unimpleme	nted							_	_
99h	_	Unimpleme	nted							_	_
9Ah	_	Unimpleme	Unimplemented								_
9Bh	_	Unimpleme	nted		_	_					
9Ch	_	Unimplemented									_
9Dh	_	Unimpleme	nted							_	_
9Eh	_	Unimpleme	nted							_	_
9Fh	ADCON1	_	_	_	_	_	PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, q = value depends on condition, -= unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

- Note 1: These registers can be addressed from either bank.
 - 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
 - 3: Other (non power-up) resets include external reset through $\overline{\text{MCLR}}$ and Watchdog Timer Reset.
 - 4: The IRP and RP1 bits are reserved on the PIC16C7X, always maintain these bits clear.

TABLE 4-3: PIC16C73/73A/74/74A SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)
Bank 0											
00h ⁽⁴⁾	INDF	Addressing	this location	uses conten	ts of FSR to a	ddress data r	nemory (not	a physical re	egister)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	lule's registe	r						xxxx xxxx	uuuu uuuu
02h ⁽⁴⁾	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	0000 0000
03h ⁽⁴⁾	STATUS	IRP ⁽⁷⁾	RP1 ⁽⁷⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h ⁽⁴⁾	FSR	Indirect data	a memory ad	ldress pointe	r		•		•	xxxx xxxx	uuuu uuuu
05h	PORTA	_	_	PORTA Dat	a Latch when	written: POR	TA pins wher	n read		0x 0000	0u 0000
06h	PORTB	PORTB Dat	ta Latch whe	n written: PC	RTB pins whe	n read				xxxx xxxx	uuuu uuuu
07h	PORTC	PORTC Da	ta Latch whe	n written: PC	ORTC pins whe	en read				xxxx xxxx	uuuu uuuu
08h ⁽⁵⁾	PORTD	PORTD Da	ta Latch whe	n written: PC	ORTD pins whe	en read				xxxx xxxx	uuuu uuuu
09h ⁽⁵⁾	PORTE	_	_	_	_	_	RE2	RE1	RE0	xxx	uuu
0Ah ^(1,4)	PCLATH	_	_	_	Write Buffer fo	or the upper	5 bits of the I	Program Cou	ınter	0 0000	0 0000
0Bh ⁽⁴⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽³⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	_	_	_	-	_	_	_	CCP2IF	0	0
0Eh	TMR1L	Holding register for the Least Significant Byte of the 16-bit TMR1 register									uuuu uuuu
0Fh	TMR1H	Holding reg	ister for the N	Most Signification	ant Byte of the	16-bit TMR1	register			xxxx xxxx	uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 mod	lule's registe	r						0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronou	ıs Serial Port	Receive Bu	ffer/Transmit R	egister		•		xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/Co	mpare/PWM	Register1 (L	SB)		1	1	•	xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare/PWM	Register1 (N	MSB)					xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Trai	nsmit Data R	egister	•		•	•	•	0000 0000	0000 0000
1Ah	RCREG	USART Red	ceive Data R	egister						0000 0000	0000 0000
1Bh	CCPR2L	Capture/Compare/PWM Register2 (LSB)								xxxx xxxx	uuuu uuuu
1Ch	CCPR2H	Capture/Co	mpare/PWM	Register2 (M	MSB)					xxxx xxxx	uuuu uuuu
1Dh	CCP2CON	_	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
1Eh	ADRES	A/D Result	Register	1		1	1	1	1	xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
 - 2: Other (non power-up) resets include external reset through $\overline{\text{MCLR}}$ and Watchdog Timer Reset.
 - 3: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.
 - 4: These registers can be addressed from either bank.
 - 5: PORTD and PORTE are not physically implemented on the PIC16C73/73A, read as '0'.
 - 6: Brown-out Reset is not implemented on the PIC16C73 or the PIC16C74, read as '0'.
 - 7: The IRP and RP1 bits are reserved on the PIC16C7X, always maintain these bits clear.

TABLE 4-3: PIC16C73/73A/74/74A SPECIAL FUNCTION REGISTER SUMMARY (Cont.'d)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)
Bank 1											
80h ⁽⁴⁾	INDF	Addressing	this location	uses conten	its of FSR to ac	ddress data r	nemory (not	a physical re	egister)	0000 0000	0000 0000
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h ⁽⁴⁾	PCL	Program Co	ounter's (PC)	Least Signif	ficant Byte					0000 0000	0000 0000
83h ⁽⁴⁾	STATUS	IRP ⁽⁷⁾	RP1 ⁽⁷⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h ⁽⁴⁾	FSR	Indirect data	a memory ad	ldress pointe	er					xxxx xxxx	uuuu uuuu
85h	TRISA	_	_	PORTA Dat	ta Direction Re	gister				11 1111	11 1111
86h	TRISB	PORTB Dat	ta Direction F	Register						1111 1111	1111 1111
87h	TRISC	PORTC Da	ta Direction F	Register						1111 1111	1111 1111
88h ⁽⁵⁾	TRISD	PORTD Da	ta Direction F	Register						1111 1111	1111 1111
89h ⁽⁵⁾	TRISE	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	0000 -111	0000 -111
8Ah ^(1,4)	PCLATH	_	_	_	Write Buffer fo	or the upper	5 bits of the	Program Cou	ınter	0 0000	0 0000
8Bh ⁽⁴⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	PSPIE ⁽³⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	_	_	_	_	_	_	_	CCP2IE	0	0
8Eh	PCON	POR BOR ⁽⁶⁾							qq	uu	
8Fh	_	Unimpleme	nted					•		_	_
90h	_	Unimpleme	nted							_	_
91h	_	Unimpleme	nted							_	_
92h	PR2	Timer2 Peri	od Register							1111 1111	1111 1111
93h	SSPADD	Synchronou	us Serial Port	(I ² C mode)	Address Regis	ter				0000 0000	0000 0000
94h	SSPSTAT	_	_	D/Ā	Р	S	R/W	UA	BF	00 0000	00 0000
95h	_	Unimpleme	nted					•		_	_
96h	_	Unimpleme	nted							_	_
97h	_	Unimpleme	nted							_	_
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generator Re	egister	•	•	•	•	•	0000 0000	0000 0000
9Ah	_	Unimplemented								_	_
9Bh	_	Unimpleme	nted		_	_					
9Ch	_	Unimpleme	nted							_	_
9Dh	_	Unimpleme	nted							_	_
9Eh	_	Unimpleme	nted							_	_
9Fh	ADCON1	_	_	_	_	_	PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.

Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

- 2: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
- 3: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.
- 4: These registers can be addressed from either bank.
- 5: PORTD and PORTE are not physically implemented on the PIC16C73/73A, read as '0'.
- 6: Brown-out Reset is not implemented on the PIC16C73 or the PIC16C74, read as '0'.
- 7: The IRP and RP1 bits are reserved on the PIC16C7X, always maintain these bits clear.

4.2.2.1 STATUS REGISTER

Applicable Devices 710|71|711|72|73|73A|74|74A

The STATUS register, shown in Figure 4-9, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

- Note 1: Bits IRP and RP1 (STATUS<7:6>) are not used by the PIC16C7X and should be maintained clear. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
- Note 2: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

FIGURE 4-9: STATUS REGISTER (ADDRESS 03h, 83h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit7			•		•		bit0

R = Readable bit
W = Writable bit
U = Unimplemented bit.

read as '0'
- n = Value at POR reset

bit 7: IRP: Register Bank Select bit (used for indirect addressing)

1 = Bank 2, 3 (100h - 1FFh)

0 = Bank 0, 1 (00h - FFh)

The IRP bit is reserved on the PIC16C7X, always maintain this bit clear.

bit 6-5: RP1:RP0: Register Bank Select bits (used for direct addressing)

11 = Bank 3 (180h - 1FFh)

10 = Bank 2 (100h - 17Fh)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C7X, always maintain this bit clear.

bit 4: **TO**: Time-out bit

1 = After power-up, CLRWDT instruction, or SLEEP instruction

0 = A WDT time-out occurred

bit 3: **PD**: Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2: Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1: DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

bit 0: C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

1 = A carry-out from the most significant bit of the result occurred

0 = No carry-out from the most significant bit of the result occurred

Note: For borrow the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

4.2.2.2 OPTION REGISTER

Applicable Devices
| 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A |

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the External INT Interrupt, TMR0, and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer by setting bit PSA (OPTION<3>).

FIGURE 4-10: OPTION REGISTER (ADDRESS 81h)

R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 **RBPU** INTEDG T0CS T0SE **PSA** PS2 PS1 PS0 bit7 bit0

W = Writable bit
U = Unimplemented bit,
read as '0'
- n = Value at POR reset

= Readable bit

bit 7: **RBPU**: PORTB Pull-up Enable bit

1 = PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6: INTEDG: Interrupt Edge Select bit

1 = Interrupt on rising edge of RB0/INT pin

0 = Interrupt on falling edge of RB0/INT pin

bit 5: TOCS: TMR0 Clock Source Select bit

1 = Transition on RA4/T0CKI pin

0 = Internal instruction cycle clock (CLKOUT)

bit 4: T0SE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on RA4/T0CKI pin

0 = Increment on low-to-high transition on RA4/T0CKI pin

bit 3: PSA: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0: PS2:PS0: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate		
000	1:2	1:1		
001	1:4	1:2		
010	1:8	1:4		
011	1:16	1:8		
100	1:32	1:16		
101	1:64	1:32		
110	1:128	1:64		
111	1:256	1:128		

4.2.2.3 INTCON REGISTER

> **Applicable Devices** 710 71 711 72 73 73A 74 74A

The INTCON Register is a readable and writable register which contains various enable and flag bits for the

TMR0 register overflow, RB Port change and External RB0/INT Pin interrupts.

Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

GURE 4	1-11: IN	CON RE	GISTER	FOR PI	C16C710/	71/711 (A	DDRESS	0Bh, 8Bh)
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x	
GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7:	1 = Enabl	lobal Inter es all un-r les all inte	nasked in					
bit 6:		O Converte les A/D int les A/D in	errupt	t Enable b	it			
bit 5:	1 = Enabl	R0 Overflo es the TM les the TM	R0 interru	ıpt	oit			
bit 4:		0/INT Exte es the RB les the RE	0/INT exte	ernal interi	rupt			
bit 3:		Port Cha es the RB les the RE	port char	nge interru	pt			
bit 2:			nas overflo	wed (mus	t be cleare	d in softwa	ıre)	
bit 1:			cternal inte	errupt occi	urred (must	be cleared	d in softwai	re)
bit 0:	1 = At lea		the RB7:R	B4 pins cl	it nanged stat anged state	•	e cleared in	software)
Note 1:	tionally re		by the RET	FIE instr	uction in the			ed, the GIE bit may be uninter vice Routine. Refer to

Note:

FIGURE 4-12: INTCON REGISTER FOR PIC16C72/73/73A/74/74A (ADDRESS 0Bh, 8Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x		
GIE bit7	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF bit0	U	 Readable bit Writable bit Unimplemented bit, read as '0' Value at POR reset
bit 7:	GIE: ⁽¹⁾ GI 1 = Enabl 0 = Disab	es all un-n	nasked int						
bit 6:	PEIE : Per 1 = Enabl 0 = Disab	es all un-n	nasked pe	ripheral ir	iterrupts				
bit 5:	TOIE : TMF 1 = Enabl 0 = Disab	es the TM	R0 interru	pt	oit				
bit 4:	INTE: RB 1 = Enabl 0 = Disab	es the RB	0/INT exte	ernal interr	upt				
bit 3:	RBIE: RB 1 = Enabl 0 = Disab	es the RB	port chan	ge interru	pt				
bit 2:	TOIF : TMF 1 = TMR0 0 = TMR0	register h	as overflo	wed (mus	t be cleare	d in softwa	re)		
bit 1:	INTF : RB0 1 = The R 0 = The R	B0/INT ex	ternal inte	errupt occi	urred (must	be cleared	d in softwa	re)	
bit 0:		st one of t	he RB7:R	B4 pins ch	t nanged stat anged state		e cleared in	n soft	ware)
Note 1:		nintentiona	ally re-ena	bled by th	e retfie i				peing cleared, the GIE bit terrupt Service Routine.

4.2.2.4 PIE1 REGISTER

Applicable Devices 710|71|711|72|73|73A|74|74A

This register contains the individual enable bits for the Peripheral interrupts.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

FIGURE 4-13: PIE1 REGISTER PIC16C72 (ADDRESS 8Ch)

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	ADIE		_	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit7							bit0

R = Readable bit W = Writable bit

U = Unimplemented bit, read as '0'n = Value at POR reset

bit 7: Unimplemented: Read as '0'

bit 6: ADIE: A/D Converter Interrupt Enable bit

1 = Enables the A/D interrupt 0 = Disables the A/D interrupt

bit 5-4: Unimplemented: Read as '0'

bit 3: SSPIE: Synchronous Serial Port Interrupt Enable bit

1 = Enables the SSP interrupt 0 = Disables the SSP interrupt

bit 2: CCP1IE: CCP1 Interrupt Enable bit

1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt

bit 1: TMR2IE: TMR2 to PR2 Match Interrupt Enable bit

1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt

TMR1IE: TMR1 Overflow Interrupt Enable bit

1 = Enables the TMR1 overflow interrupt

0 = Disables the TMR1 overflow interrupt

FIGURE 4-14: PIE1 REGISTER PIC16C73/73A/74/74A (ADDRESS 8Ch)

	T 17. I 16		J L \ \	<i>3</i> 1 0 0 1 0 1 1	0/4/14/14/	א ערטטוי	_00 00,				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
		17/77-0	17/77-0	17/77-0	17/77-0	17/11/-0	17/77-0				
PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	R = Readable bit			
bit7	PSDIE(1).	Parallel 9	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset								
Dit 7.	bit 7: PSPIE ⁽¹⁾ : Parallel Slave Port Read/Write Interrupt Enable bit 1 = Enables the PSP read/write interrupt 0 = Disables the PSP read/write interrupt										
bit 6:	bit 6: ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D interrupt 0 = Disables the A/D interrupt										
bit 5:		es the US	ART rece	upt Enable ive interrup eive interru	ot						

0 = Disables the USART transmit interrupt
bit 3: SSPIE: Synchronous Serial Port Interrupt Enable bit

TXIE: USART Transmit Interrupt Enable bit

1 = Enables the USART transmit interrupt

1 = Enables the SSP interrupt

0 = Disables the SSP interrupt

bit 2: CCP1IE: CCP1 Interrupt Enable bit

bit 4:

1 = Enables the CCP1 interrupt

0 = Disables the CCP1 interrupt

bit 1: TMR2IE: TMR2 to PR2 Match Interrupt Enable bit

1 = Enables the TMR2 to PR2 match interrupt

0 = Disables the TMR2 to PR2 match interrupt

bit 0: TMR1IE: TMR1 Overflow Interrupt Enable bit

1 = Enables the TMR1 overflow interrupt

0 = Disables the TMR1 overflow interrupt

Note 1: PIC16C73 and PIC16C73A devices do not have a Parallel Slave Port implemented, this bit location is reserved on these two devices, always maintain this bit clear.

4.2.2.5 PIR1 REGISTER

Applicable Devices 710 | 71 | 711 | 72 | 73 | 73 A | 74 | 74 A

This register contains the individual flag bits for the Peripheral interrupts.

Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

Note:

FIGURE 4-15: PIR1 REGISTER PIC16C72 (ADDRESS 0Ch)

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit7 bit0							

R = Readable bit W = Writable bit

U = Unimplemented bit, read as '0'

n = Value at POR reset

bit 7: Unimplemented: Read as '0'

bit 6: ADIF: A/D Converter Interrupt Flag bit

1 = An A/D conversion completed

0 = The A/D conversion is not complete

bit 5-4: Unimplemented: Read as '0'

bit 3: SSPIF: Synchronous Serial Port Interrupt Flag bit

1 = The transmission/reception is complete

0 = Waiting to transmit/receive

bit 2: CCP1IF: CCP1 Interrupt Flag bit

Capture Mode

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

Compare Mode

1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

PWM Mode

Unused in this mode

bit 1: TMR2IF: TMR2 to PR2 Match Interrupt Flag bit

1 = TMR2 to PR2 match occurred (must be cleared in software)

0 = No TMR2 to PR2 match occurred

bit 0: TMR1IF: TMR1 Overflow Interrupt Flag bit

1 = TMR1 register overflowed (must be cleared in software)

0 = TMR1 register did not overflow

FIGURE 4-16: PIR1 REGISTER PIC16C73/73A/74/74A (ADDRESS 0Ch)

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	R = Readable bit		
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset		
bit 7:	40									

bit 6: ADIF: A/D Converter Interrupt Flag bit

1 = An A/D conversion completed

0 = The A/D conversion is not complete

bit 5: RCIF: USART Receive Interrupt Flag bit

1 = The USART receive buffer is full 0 = The USART receive buffer is empty

bit 4: **TXIF**: USART Transmit Interrupt Flag bit 1 = The USART transmit buffer is empty

0 = The USART transmit buffer is full

bit 3: SSPIF: Synchronous Serial Port Interrupt Flag bit

1 = The transmission/reception is complete

0 = Waiting to transmit/receive

bit 2: CCP1IF: CCP1 Interrupt Flag bit

Capture Mode

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

Compare Mode

1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

PWM Mode

Unused in this mode

bit 1: TMR2IF: TMR2 to PR2 Match Interrupt Flag bit

1 = TMR2 to PR2 match occurred (must be cleared in software)

0 = No TMR2 to PR2 match occurred

bit 0: TMR1IF: TMR1 Overflow Interrupt Flag bit

1 = TMR1 register overflowed (must be cleared in software)

0 = TMR1 register did not overflow

Note 1: PIC16C73 and PIC16C73A devices do not have a Parallel Slave Port implemented, this bit location is reserved on these two devices, always maintain this bit clear.

PIC16C7X

4.2.2.6 PIE2 REGISTER

Applicable Devices

710 71 711 72 73 73A 74 74A

This register contains the individual enable bit for the CCP2 peripheral interrupt.

FIGURE 4-17: PIE2 REGISTER (ADDRESS 8Dh)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	_	_	_	_	_	_	CCP2IE
bit7							bit0

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

n = Value at POR reset

bit 7-1: Unimplemented: Read as '0'

CCP2IE: CCP2 Interrupt Enable bit

1 = Enables the CCP2 interrupt

0 = Disables the CCP2 interrupt

4.2.2.7 PIR2 REGISTER

Applicable Devices

710 71 711 72 73 73A 74 74A

This register contains the CCP2 interrupt flag bit.

Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

Note:

FIGURE 4-18: PIR2 REGISTER (ADDRESS 0Dh)

U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0

— — — — — — — CCP2IF

bit7

= Readable bit

W = Writable bit

bit0

U = Unimplemented bit,

read as '0'

- n = Value at POR reset

bit 7-1: **Unimplemented:** Read as '0' bit 0: **CCP2IF:** CCP2 Interrupt Flag bit

Capture Mode

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

Compare Mode

1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

PWM Mode

Unused

4.2.2.8 **PCON REGISTER**

Applicable Devices 710 71 711 72 73 73A 74 74A

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR) to an external MCLR Reset or WDT Reset. It also contains a status bit to determine if a Brown-out Reset (BOR) occurred.

BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the Configuration word).

FIGURE 4-19: PCON REGISTER (ADDRESS 8Eh)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-q
_	_	_	_	_	_	POR	BOR ⁽¹⁾
bit7							bit0

W = Writable bit

U = Unimplemented bit, read as '0'

= Readable bit

n = Value at POR reset

bit 7-2: Unimplemented: Read as '0'

POR: Power-on Reset Status bit 1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

Note:

BOR(1): Brown-out Reset Status bit

1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)


Note 1: Brown-out Reset is not implemented on the PIC16C73/74.

4.3 PCL and PCLATH

Applicable Devices 710 71 711 72 73 73A 74 74A

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any reset, the PC is cleared. Figure 4-20 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 4-20: LOADING OF PC IN DIFFERENT SITUATIONS



4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note "Implementing a Table Read" (AN556).

4.3.2 STACK

The PIC16CXX family has an 8 level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- **Note 1:** There are no status bits to indicate stack overflow or stack underflow conditions.
- Note 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt address.

4.4 Program Memory Paging

| Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A |

The PIC16C73/73A and the PIC16C74/74A have 4K of program memory, but the CALL and GOTO instructions only have a 11-bit address range. This 11-bit address range allows a branch within a 2K program memory page size. To allow CALL and GOTO instructions to address the entire 4K program memory address range, there must be another bit to specify the program memory page. This paging bit comes from the PCLATH<3> bit (Figure 4-20). When doing a CALL or GOTO instruction, the user must ensure that this page bit (PCLATH<3>) is programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is PUSHed onto the stack. Therefore, manipulation of the PCLATH<3> is not required for the return instructions (which POPs the address from the stack).

Note 1: The PIC16C710/71/711/72 ignore both paging bits (PCLATH<4:3>, which are used to access program memory when more than one page is available. The use of PCLATH<4:3> as general purpose read/write bits for the PIC16C7X is not recommended since this may affect upward compatibility with future products.

The PIC16C73/73A/74/74A ignores paging bit (PCLATH<4>), which is used to access program memory pages 2 and 3 (1000h - 1FFFh). The use of PCLATH<4> as a general purpose read/write bit is not recommended since this may affect upward compatibility with future products.

Example 4-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the interrupt service routine (if interrupts are used).

EXAMPLE 4-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

4.5 <u>Indirect Addressing, INDF and FSR</u> <u>Registers</u>

 Applicable Devices

 710 71 711 72 73 73A 74 74A

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself indirectly (FSR = '0') will read 00h. Writing to the INDF register indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-21. However, IRP is not used in the PIC16C7X.

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 4-2.


EXAMPLE 4-2: INDIRECT ADDRESSING

movlw 0x20 ;initialize pointer
movwf FSR ;to RAM

NEXT clrf INDF ;clear INDF register
incf FSR,F ;inc pointer
btfss FSR,4 ;all done?
goto NEXT ;no clear next

CONTINUE
: ;yes continue

FIGURE 4-21: DIRECT/INDIRECT ADDRESSING



5.0 I/O PORTS

Applicable Devices 710|71|711|72|73|73A|74|74A

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Registers

Applicable Devices							
710	71	711	72	73	73A	74	74A

PORTA is a 5-bit latch for PIC16C710/71/711.

PORTA is a 6-bit latch for PIC16C72/73/73A/74/74A.

The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers) which can configure these pins as output or input.

Setting a TRISA register bit puts the corresponding output driver in a hi-impedance mode. Clearing a bit in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations.

Therefore a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin.

Other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).


Note: On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 5-1: INITIALIZING PORTA

CLRF PORTA ; Initialize PORTA by ; clearing output ; data latches BSF STATUS, RPO ; Select Bank 1 MOVLW 0xCF ; Value used to ; initialize data ; direction MOVWF TRISA ; Set RA<3:0> as inputs ; RA<5:4> as outputs ; TRISA<7:6> are always ; read as '0'.

FIGURE 5-1: BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS



© 1996 Microchip Technology Inc.

DS30390D-page 43

Data Bus D Q WR PORT ск√∟а RA4/T0CKI pin Data Latch Vss D Q Schmitt Trigger input buffer WR TRIS CK ****_Q TRIS Latch **RD TRIS** Q D

ΕN

FIGURE 5-2: BLOCK DIAGRAM OF RA4/T0CKI PIN

TABLE 5-1: PORTA FUNCTIONS

Note: I/O pin has protection diodes to Vss only.

TMR0 clock input

RD PORT

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input
RA1/AN1	bit1	TTL	Input/output or analog input
RA2/AN2	bit2	TTL	Input/output or analog input
RA3/AN3/VREF	bit3	TTL	Input/output or analog input/VREF
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0 Output is open drain type
RA5/AN4/SS (1)	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: The PIC16C710/71/711 does not have PORTA<5> or TRISA<5>, read as '0'.

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
05h	PORTA	_	_	RA5 ⁽¹⁾	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	_	_	TRISA5 ⁽¹⁾	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
9Fh	ADCON1	_	_	_	_	_	PCFG2 ⁽²⁾	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note 1: PORTA<5> and TRISA<5> are not implemented on the PIC16C710/71/711.

2: Bit PCFG2 is not implemented on the PIC16C710/71/711.

5.2 PORTB and TRISB Registers

Applicable Devices
710|71|711|72|73|73A|74|74A


PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a bit in the TRISB register puts the corresponding output driver in a hi-impedance input mode. Clearing a bit in the TRISB register puts the contents of the output latch on the selected pin(s).

EXAMPLE 5-2: INITIALIZING PORTB

CLRF	PORTB	; Initialize PORTB by
		; clearing output
		; data latches
BSF	STATUS, RP0	; Select Bank 1
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

FIGURE 5-3: BLOCK DIAGRAM OF RB3:RB0 PINS



Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with soft-ware configurable pull-ups on these four pins allow easy interface to a keypad and make it possible for wake-up on key-depression. Refer to the Embedded Control Handbook, "Implementing Wake-Up on Key Stroke" (AN552).

Note: For the PIC16C71/73/74

if a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then interrupt flag bit RBIF may not get set.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

FIGURE 5-4: BLOCK DIAGRAM OF RB7:RB4 PINS (PIC16C71/73/74)




FIGURE 5-5: BLOCK DIAGRAM OF RB7:RB4 PINS (PIC16C710/711/72/73A/74A)




TABLE 5-3: PORTB FUNCTIONS

Name	Bit#	Buffer	Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

5.3 **PORTC and TRISC Registers**

Applicable Devices 710 71 711 72 73 73A 74 74A

PORTC is an 8-bit bi-directional port. Each pin is individually configurable as an input or output through the TRISC register. PORTC is multiplexed with several peripheral functions (Table 5-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modifywrite instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

EXAMPLE 5-3: INITIALIZING PORTC

; Initialize PORTC by CLRF PORTC ; clearing output ; data latches BSF STATUS, RP0 ; Select Bank 1 MOVLW 0xCF; Value used to

> ; initialize data ; direction

MOVWF TRISC ; Set RC<3:0> as inputs

; RC<5:4> as outputs

; RC<7:6> as inputs

FIGURE 5-6: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)




TABLE 5-5: PORTC FUNCTIONS

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input
RC1/T1OSI/CCP2 ⁽¹⁾	bit1	ST	Input/output port pin or Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3/SCK/SCL can also be selected as the synchronous serial clock for both SPI and I ² C modes.
RC4/SDI/SDA	bit4	ST	RC4/SDI/SDA can also be selected as the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output
RC6/TX/CK ⁽²⁾	bit6	ST	Input/output port pin or USART Asynchronous Transmit, or USART Synchronous Clock
RC7/RX/DT ⁽²⁾	bit7	ST	Input/output port pin or USART Asynchronous Receive, or USART Synchronous Data

Legend: ST = Schmitt Trigger input

Note 1: The CCP2 multiplexed function is not enabled on the PIC16C72.

2: The TX/CK and RX/DT multiplexed functions are not enabled on the PIC16C72.

TABLE 5-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
87h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged.

5.4 PORTD and TRISD Registers

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL.

FIGURE 5-7: PORTD BLOCK DIAGRAM (IN I/O PORT MODE)




TABLE 5-7: PORTD FUNCTIONS

Name	Bit#	Buffer Type	Function
RD0/PSP0	bit0	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit0
RD1/PSP1	bit1	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit1
RD2/PSP2	bit2	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit2
RD3/PSP3	bit3	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit3
RD4/PSP4	bit4	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit4
RD5/PSP5	bit5	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit5
RD6/PSP6	bit6	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit6
RD7/PSP7	bit7	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit7

Legend: ST = Schmitt Trigger input TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffer when in Parallel Slave Port Mode.

TABLE 5-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
08h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
88h	TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	1111 1111	1111 1111
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	0000 -111	0000 -111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTD.

5.5 PORTE and TRISE Register

Applicable Devices 710 71 711 72 73 73A 74 74A

PORTE has three pins RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7, which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

I/O PORTE becomes control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs) and that register ADCON1 is configured for digital I/O. In this mode the input buffers are TTL.

Figure 5-8 shows the TRISE register, which also controls the parallel slave port operation.

PORTE pins are multiplexed with analog inputs. The operation of these pins is selected by control bits in the ADCON1 register. When selected as an analog input, these pins will read as '0's.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note: On a Power-on Reset these pins are configured as analog inputs.

FIGURE 5-8: TRISE REGISTER (ADDRESS 89h)

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	
IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	R = Readable bit
bit7							bit0	W = Writable bit
								U = Unimplemented bit, read as '0'
								- n = Value at POR reset
bit 7:	IBF: Input	t Buffer F	ull Status bit					
	•		en received a		g to be rea	d by the C	PU	
	0 = No wo	ord has b	een received			-		
hit 6	OBF: Out	nut Ruffe	r Full Status	hit				

- : Output Buffer Full Status bit
 - 1 = The output buffer still holds a previously written word
 - 0 = The output buffer has been read
- bit 5: **IBOV**: Input Buffer Overflow Detect bit (in microprocessor mode)
 - 1 = A write occurred when a previously input word has not been read (must be cleared in software)
 - 0 = No overflow occurred
- PSPMODE: Parallel Slave Port Mode Select bit bit 4:
 - 1 = Parallel slave port mode
 - 0 = General purpose I/O mode
- bit 3: Unimplemented: Read as '0'
- bit 2: TRISE2: Direction control bit for pin RE2/CS/AN7
 - 1 = Input
 - 0 = Output
- TRISE1: Direction control bit for pin RE1/WR/AN6 bit 1:
 - 1 = Input
 - 0 = Output
- bit 0: TRISEO: Direction control bit for pin REO/RD/AN5
 - 1 = Input
 - 0 = Output

Data Bus I/O pin WR PORT •ск **∖**∟<u>а</u> Data Latch D Q Schmitt WR TRIS ск₹∟¤ Trigger input buffer TRIS Latch **RD TRIS** Q D ΕN **RD PORT** Note: I/O pins have protection diodes to VDD and Vss.

FIGURE 5-9: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)

TABLE 5-9: PORTE FUNCTIONS

Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bit0	ST/TTL ⁽¹⁾	Input/output port pin or read control input in parallel slave port mode or analog input: RD 1 = Not a read operation 0 = Read operation. Reads PORTD register (if chip selected)
RE1/WR/AN6	bit1	ST/TTL ⁽¹⁾	Input/output port pin or write control input in parallel slave port mode or analog input: WR 1 = Not a write operation 0 = Write operation. Writes PORTD register (if chip selected)
RE2/CS/AN7	bit2	ST/TTL ⁽¹⁾	Input/output port pin or chip select control input in parallel slave port mode or analog input: CS 1 = Device is not selected 0 = Device is selected

Legend: ST = Schmitt Trigger input TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port Mode.

TABLE 5-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
09h	PORTE	_	_	_	_	_	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	0000 -111	0000 -111
9Fh	ADCON1	_	_	_	_	_	PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE.

5.6 I/O Programming Considerations

Applicable Devices 710 71 711 72 73 73A 74 74A

5.6.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (e.g., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched to an output, the content of the data latch may now be unknown.

Reading the port register, reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (ex. BCF, BSF, etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

Example 5-4 shows the effect of two sequential readmodify-write instructions on an I/O port.

EXAMPLE 5-4: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

```
;Initial PORT settings: PORTB<7:4> Inputs
                        PORTB<3:0> Outputs
;PORTB<7:6> have external pull-ups and are
;not connected to other circuitry
                     PORT latch PORT pins
 BCF PORTB, 7
                   ; 01pp pppp
                                  11pp pppp
 BCF PORTB, 6
                   ; 10pp pppp
                                  11pp pppp
 BSF STATUS, RPO
 BCF TRISB, 7
                   ; 10pp pppp
                                  11pp pppp
 BCF TRISB, 6
                   ; 10pp pppp
                                  10pp pppp
```


;Note that the user may have expected the ;pin values to be 00pp ppp. The 2nd BCF ;caused RB7 to be latched as the pin value ;(high).

A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

5.6.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-10). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

FIGURE 5-10: SUCCESSIVE I/O OPERATION



Note:

This example shows a write to PORTB followed by a read from PORTB.

Note that:

data setup time = (0.25Tcy - TPD)

where TcY = instruction cycle TPD = propagation delay

Therefore, at higher clock frequencies, a write followed by a read may be problematic.

5.7 Parallel Slave Port

Applicable Devices 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

PORTD operates as an 8-bit wide Parallel Slave Port, or microprocessor port when control bit PSPMODE (TRISE<4>) is set. In slave mode it is asynchronously readable and writable by the external world through $\overline{\text{RD}}$ control input pin RE0/ $\overline{\text{RD}}$ /AN5 and $\overline{\text{WR}}$ control input pin RE1/ $\overline{\text{WR}}$ /AN6.

It can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/ \overline{RD} /AN5 to be the \overline{RD} input, RE1/ \overline{WR} /AN6 to be the \overline{WR} input and RE2/ \overline{CS} /AN7 to be the \overline{CS} (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set) and the A/D port configuration bits PCFG2:PCFG0 (ADCON1<2:0>) must be set, which will configure pins RE2:RE0 as digital I/O.

There are actually two 8-bit latches, one for data-out (from the PIC16/17) and one for data input. The user writes 8-bit data to PORTD data latch and reads data from the port pin latch (note that they have the same

address). In this mode, the TRISD register is ignored, since the microprocessor is controlling the direction of data flow.

Input Buffer Full Status Flag bit IBF (TRISE<7>), is set if a received word is waiting to be read by the CPU. Once the PORTD input latch is read, IBF is cleared. IBF is a read only status bit. Output Buffer Full Status Flag bit OBF (TRISE<6>), is set if a word written to PORTD latch is waiting to be read by the external bus. Once the PORTD output latch is read by the microprocessor, OBF is cleared. Input Buffer Overflow Status Flag bit IBOV (TRISE<5>) is set if a second write to the microprocessor port is attempted when the previous word has not been read by the CPU (the first word is retained in the buffer).

When not in Parallel Slave Port mode, the IBF and OBF bits are held clear. However, if flag bit IBOV was previously set, it must be cleared in the software.

An interrupt is generated and latched into flag bit PSPIF (PIR1<7>) when a read or a write operation is completed. Interrupt flag bit PSPIF must be cleared by user software and the interrupt can be disabled by clearing interrupt enable bit PSPIE (PIE1<7>).

FIGURE 5-11: PORTD AND PORTE BLOCK DIAGRAM (PARALLEL SLAVE PORT)




TABLE 5-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
08h	PORTD	PSP7	PSP6	PSP5	PSP4	PSP3	PSP2	PSP1	PSP0	xxxx xxxx	uuuu uuuu
09h	PORTE	_	_	_	_	_	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	0000 -111	0000 -111
0Ch	PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
9Fh	ADCON1	_	_	_	_	_	PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Parallel Slave Port.

6.0 OVERVIEW OF TIMER MODULES

The PIC16C710 and PIC16C71/711 have one timer module.

The PIC16C72, PIC16C73/73A and PIC16C74/74A each have three timer modules.

Each module can generate an interrupt to indicate that an event has occurred (i.e. timer overflow). Each of these modules is explained in full detail in the following sections. The timer modules are:

- Timer0 Module (Section 7.0)
- Timer1 Module (Section 8.0)
- Timer2 Module (Section 9.0)

6.1 <u>Timer0 Overview</u>

| Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A |

The Timer0 module (previously known as RTCC) is a simple 8-bit overflow counter. The clock source can be either the internal system clock (Fosc/4) or an external clock. When the clock source is an external clock, the Timer0 module can be selected to increment on either the rising or falling edge.

The Timer0 module also has a programmable prescaler option. This prescaler can be assigned to either the Timer0 module or the Watchdog Timer. Bit PSA (OPTION<3>) assigns the prescaler, and bits PS2:PS0 (OPTION<2:0>) determine the prescaler value. Timer0 can increment at the following rates: 1:1 (when prescaler assigned to Watchdog timer), 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, and 1:256 (Timer0 only).

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher then the device's frequency. The maximum frequency is 50 MHz, given the high and low time requirements of the clock.

6.2 <u>Timer1 Overview</u>

Applicable Devices
710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A |

Timer1 is a 16-bit timer/counter. The clock source can be either the internal system clock (Fosc/4), an external clock, or an external crystal. Timer1 can operate as either a timer or a counter. When operating as a counter (external clock source), the counter can either operate synchronized to the device or asynchronously to the device. Asynchronous operation allows Timer1 to operate during sleep, which is useful for applications that require a real-time clock as well as the power savings of SLEEP mode.

Timer1 also has a prescaler option which allows Timer1 to increment at the following rates: 1:1, 1:2, 1:4, and 1:8. Timer1 can be used in conjunction with the Cap-

ture/Compare/PWM module. When used with a CCP module, Timer1 is the time-base for 16-bit Capture or the 16-bit Compare and must be synchronized to the device.

6.3 <u>Timer2 Overview</u>

Applicable Devices 710 71 711 72 73 73A 74 74A

Timer2 is an 8-bit timer with a programmable prescaler and postscaler, as well as an 8-bit period register (PR2). Timer2 can be used with the CCP1 module (in PWM mode) as well as the Baud Rate Generator for the Synchronous Serial Port (SSP). The prescaler option allows Timer2 to increment at the following rates: 1:1, 1:4, 1:16.

The postscaler allows the TMR2 register to match the period register (PR2) a programmable number of times before generating an interrupt. The postscaler can be programmed from 1:1 to 1:16 (inclusive).

6.4 CCP Overview

Applicable Devices
710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

The CCP module(s) can operate in one of these three modes: 16-bit capture, 16-bit compare, or up to 10-bit Pulse Width Modulation (PWM).

Capture mode captures the 16-bit value of TMR1 into the CCPRxH:CCPRxL register pair. The capture event can be programmed for either the falling edge, rising edge, fourth rising edge, or the sixteenth rising edge of the CCPx pin.

Compare mode compares the TMR1H:TMR1L register pair to the CCPRxH:CCPRxL register pair. When a match occurs an interrupt can be generated, and the output pin CCPx can be forced to given state (High or Low), TMR1 can be reset (CCP1), or TMR1 reset and start A/D conversion (CCP2). This depends on the control bits CCPxM3:CCPxM0.

PWM mode compares the TMR2 register to a 10-bit duty cycle register (CCPRxH:CCPRxL<5:4>) as well as to an 8-bit period register (PR2). When the TMR2 register = Duty Cycle register, the CCPx pin will be forced low. When TMR2 = PR2, TMR2 is cleared to 00h, an interrupt can be generated, and the CCPx pin (if an output) will be forced high.

PIC16C7X

NOTES:

7.0 TIMERO MODULE

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73 A | 74 | 74 A

The Timer0 module timer/counter has the following features:

- · 8-bit timer/counter
- · Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- · Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 7-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing bit TOCS (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles (Figure 7-2 and Figure 7-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit T0CS (OPTION<5>). In counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0

Source Edge Select bit T0SE (OPTION<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 7.2.

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by control bit PSA (OPTION<3>). Clearing bit PSA will assign the prescaler to the Timer0 module. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable. Section 7.3 details the operation of the prescaler.

7.1 Timer0 Interrupt

Applicable Devices 710 71 711 72 73 73A 74 74A

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP since the timer is shut off during SLEEP. See Figure 7-4 for Timer0 interrupt timing.

FIGURE 7-1: TIMERO BLOCK DIAGRAM





FIGURE 7-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE



© 1996 Microchip Technology Inc.

DS30390D-page 59

FIGURE 7-3: TIMERO TIMING: INTERNAL CLOCK/PRESCALE 1:2





FIGURE 7-4: TIMERO INTERRUPT TIMING



7.2 <u>Using Timer0 with an External Clock</u>

Applicable Devices 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

7.2.1 EXTERNAL CLOCK SYNCHRONIZATION


When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

7.2.2 TMR0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 7-5 shows the delay from the external clock edge to the timer incrementing.

FIGURE 7-5: TIMERO TIMING WITH EXTERNAL CLOCK



- Note 1: Delay from clock input change to Timer0 increment is 3Tosc to 7Tosc. (Duration of Q = Tosc).
 - Therefore, the error in measuring the interval between two edges on Timer0 input = ± 4 Tosc max.
 - 2: External clock if no prescaler selected, Prescaler output otherwise.
 - 3: The arrows indicate the points in time where sampling occurs.

7.3 Prescaler

Applicable Devices
710|71|711|72|73|73A|74|74A


An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 7-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. Thus, a

prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

FIGURE 7-6: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



7.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program execution.

To avoid an unintended device RESET, the Note: following instruction sequence (shown in Example 7-1) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

EXAMPLE 7-1: CHANGING PRESCALER (TIMER0→WDT)

BCF STATUS, RPO ; Bank 0

;Clear TMR0 & Prescaler CLRF TMR0

BSF STATUS, RPO ; Bank 1

CLRWDT ;Clears WDT

MOVLW b'xxxx1xxx' ;Select new prescale MOVWF OPTION_REG ;value & WDT

BCF STATUS, RPO ; Bank 0 To change prescaler from the WDT to the Timer0 module use the sequence shown in Example 7-2.

EXAMPLE 7-2: CHANGING PRESCALER (WDT→TIMER0)

;Clear WDT and CLRWDT

;prescaler

STATUS, RP0 ; Bank 1 BSF

MOVLW b'xxxx0xxx' ;Select TMR0, new

;prescale value and

OPTION_REG ; clock source MOVWE

BCF STATUS, RP0 ; Bank 0

TABLE 7-1: REGISTERS ASSOCIATED WITH TIMERO, PIC16C710/71/711

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
01h	TMR0	Timer0	module's r	xxxx xxxx	uuuu uuuu						
0Bh/8Bh	INTCON	GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

TABLE 7-2: REGISTERS ASSOCIATED WITH TIMERO, PIC16C72/73/73A/74/74A

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
01h	TMR0	Timer0	module's re		xxxx xxxx	uuuu uuuu					
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

PIC16C7X

NOTES:

8.0 TIMER1 MODULE

Applicable Devices 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L) which are readable and writable. The TMR1 Register pair (TMR1H + TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- · As a timer
- As a counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In timer mode, Timer1 increments every instruction cycle. In counter mode, it increments on every rising edge of the external clock input on pin RC0/T1OSO/T1CKI.

Timer1 can be turned on and off using the control bit TMR1ON (T1CON<0>).

Timer1 also has an internal "reset input". This reset can be generated by either of the two CCP modules (Section 10.0). Figure 8-1 shows the Timer1 control register.

For the PIC16C72/73A/74A, when the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI/CCP2 and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

For the PIC16C73/74, when the Timer1 oscillator is enabled (T10SCEN is set), RC1/T10SI/CCP2 pin becomes an input, however the RC0/T10SO/T1CKI pin will have to be configured as an input by setting the TRISC<0> bit.

FIGURE 8-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	R = Readable bit
bit7							bitO	W = Writable bitU = Unimplemented bit, read as '0'n = Value at POR reset
bit 7-6:	Unimple	mented: R	lead as '0'					
bit 5-4:	11 = 1:8 10 = 1:4 01 = 1:2	1:T1CKPS Prescale v Prescale v Prescale v Prescale v	alue alue alue	Input Cloc	k Prescale	Select bits	5	
bit 3:	1 = Oscill 0 = Oscill	ator is ena ator is shu	abled It off	Enable Co		are turned	off to elimi	nate power drain
bit 2:	T1SYNC:	Timer1 Ex	xternal Clo	ock Input S	ynchroniza	ation Contr	ol bit	·
				nal clock in k input	put			
	TMR1CS This bit is		Timer1 use	es the inter	nal clock v	vhen TMR′	1CS = 0.	
bit 1:	1 = Exter		rom pin R	ce Select b C0/T1OSC		n the rising	edge)	
bit 0:		: Timer1 C les Timer1 : Timer1	n bit					

8.1 <u>Timer1 Operation in Timer Mode</u>

Applicable Devices 710 71 711 72 73 73A 74 74A

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is Fosc/4. The synchronize control bit $\overline{11SYNC}$ (T1CON<2>) has no effect since the internal clock is always in sync.

8.2 <u>Timer1 Operation in Synchronized</u> Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode the timer increments on every rising edge of clock input on pin RC1/T1OSI/CCP2 when bit T1OSCEN is set or pin RC0/T1OSO/T1CKI when bit T1OSCEN is cleared.

If T1SYNC is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple-counter.

In this configuration, during SLEEP mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut off. The prescaler however will continue to increment.


8.2.1 EXTERNAL CLOCK INPUT TIMING FOR SYNCHRONIZED COUNTER MODE

When an external clock input is used for Timer1 in synchronized counter mode, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of TMR1 after synchronization.

When the prescaler is 1:1, the external clock input is the same as the prescaler output. The synchronization of T1CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T1CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the appropriate electrical specifications, parameters 45, 46, and 47.

When a prescaler other than 1:1 is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. In order for the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for T1CKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on T1CKI high and low time is that they do not violate the minimum pulse width requirements of 10 ns). Refer to the appropriate electrical specifications, parameters 40, 42, 45, 46, and 47.

FIGURE 8-2: TIMER1 BLOCK DIAGRAM



- Note 1: When the T1OSCEN bit is cleared, the inverter and feedback resistor are turned off. This eliminates power drain.
 - 2: The CCP2 module is not implemented in the PIC16C72.
 - 3: For the PIC16C73 and PIC16C74, the Schmitt Trigger is not implemented in external clock mode.

8.3 <u>Timer1 Operation in Asynchronous</u> Counter Mode

 Applicable Devices

 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 8.3.2).

In asynchronous counter mode, Timer1 can not be used as a time-base for capture or compare operations.

8.3.1 EXTERNAL CLOCK INPUT TIMING WITH UNSYNCHRONIZED CLOCK

If control bit T1SYNC is set, the timer will increment completely asynchronously. The input clock must meet certain minimum high time and low time requirements. Refer to the appropriate Electrical Specifications Section, timing parameters 45, 46, and 47.

8.3.2 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running, from an external asynchronous clock, will guarantee a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself poses certain problems since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Example 8-1 is an example routine to read the 16-bit timer value. This is useful if the timer cannot be stopped.

EXAMPLE 8-1: READING A 16-BIT FREE-RUNNING TIMER

```
; All interrupts are disabled
  MOVF
         TMR1H, W ; Read high byte
  MOVWF TMPH
         TMR1L, W ; Read low byte
  MOVF
  MOVWF TMPI
  MOVF
         TMR1H, W
                   Read high byte
                   ;Sub 1st read
  SUBWF
         TMPH. W
                   ; with 2nd read
  BTFSC STATUS, Z ; Is result = 0
         CONTINUE ; Good 16-bit read
  GOTO
; TMR1L may have rolled over between the read
 of the high and low bytes. Reading the high
 and low bytes now will read a good value.
  MOVF
         TMR1H, W ; Read high byte
  MOVWF
         TMPH
         TMR1L, W ; Read low byte
  MOVF
  MOVWF TMPL
; Re-enable the Interrupt (if required)
                   ;Continue with your code
CONTINUE
```

8.4 Timer1 Oscillator

Applicable Devices
710 71 711 72 73 73A 74 74A

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 8-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 8-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 kHz ⁽¹⁾ 100 kHz	15 pF 15 pF	15 pF 15 pF
	200 kHz	0 - 15 pF	0 - 15 pF

Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only.

Note 1: For VDD > 4.5V, C1 = C2 \approx 30 pF is recommended.

Crystals Tested:

32.768 kHz	Epson C-001R32.768K-A	± 20 PPM
100 kHz	Epson C-2 100.00 KC-P	± 20 PPM
200 kHz	STD XTL 200.000 kHz	± 20 PPM

8.5 Resetting Timer1 using a CCP Trigger Output

Applicable Devices 710 71 711 72 73 73A 74 74A

The CCP2 module is not implemented on the PIC16C72 device.

If the CCP1 or CCP2 module is configured in compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1.

Note: The special event triggers from the CCP1 and CCP2 modules will not set interrupt flag bit TMR1IF (PIR1<0>).

Timer1 must be configured for either timer or synchronized counter mode to take advantage of this feature. If Timer1 is running in asynchronous counter mode, this reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1 or CCP2, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL registers pair effectively becomes the period register for Timer1.

8.6 Resetting of Timer1 Register Pair (TMR1H, TMR1L)

 Applicable Devices

 710 71 711 72 73 73A 74 74A

TMR1H and TMR1L registers are not reset on a POR or any other reset except by the CCP1 and CCP2 special event triggers.

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset. In any other reset, the register is unaffected.

8.7 Timer1 Prescaler

Applicable Devices
710 71 711 72 73 73A 74 74A

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

TABLE 8-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ^(1,2)	ADIF	RCIF ⁽²⁾	TXIF ⁽²⁾	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ^(1,2)	ADIE	RCIE ⁽²⁾	TXIE ⁽²⁾	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
0Eh	TMR1L	Holding reg	gister fo	r the Least S	Significant B	yte of the 16	-bit TMR1	register	-	xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding register for the Most Significant Byte of the 16-bit TMR1 register									uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

2: The PIC16C72 does not have a Parallel Slave Port or a USART, these bits are unimplemented, read as '0'.

9.0 TIMER2 MODULE

Applicable Devices
| 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A |

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time-base for PWM mode of the CCP module(s). The TMR2 register is readable and writable, and is cleared on any device reset.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16 (selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is set during RESET.

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

Timer2 can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Figure 9-2 shows the Timer2 control register.

9.1 Timer2 Prescaler and Postscaler

Applicable Devices 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

The prescaler and postscaler counters are cleared when any of the following occurs:

- · a write to the TMR2 register
- · a write to the T2CON register
- any device reset (Power-on Reset, MCLR reset, Watchdog Timer reset, or Brown-out Reset


TMR2 will not clear when T2CON is written, only for a WDT, POR, MCLR, and BOR reset.

9.2 Output of TMR2

Applicable Devices 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate shift clock.

FIGURE 9-1: TIMER2 BLOCK DIAGRAM



Note 1: TMR2 register output can be software selected by the SSP Module as a baud clock.

© 1996 Microchip Technology Inc.

01 =Prescaler is 4 1x =Prescaler is 16

FIGURE 9-2: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0 R = Readable bit W = Writable bit bit7 U = Unimplemented bit, read as '0' - n = Value at POR reset bit 7: Unimplemented: Read as '0' TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits bit 6-3: 0000 = 1:1 Postscale 0001 = 1:2 Postscale 1111 = 1:16 Postscale TMR2ON: Timer2 On bit bit 2: 1 = Timer2 is on 0 = Timer2 is off bit 1-0: T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits 00 = Prescaler is 1

TABLE 9-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ^(1,2)	ADIF	RCIF ⁽²⁾	TXIF ⁽²⁾	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ^(1,2)	ADIE	RCIE ⁽²⁾	TXIE ⁽²⁾	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
11h	TMR2	Timer2 mod	lule's register							0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
92h	PR2	Timer2 Peri	od Register							1111 1111	1111 1111

 $\label{eq:logend: x = unknown, u = unchanged, -= unimplemented read as '0'. Shaded cells are not used by the Timer2 module.}$

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

^{2:} The PIC16C72 does not have a Parallel Slave Port or a USART, these bits are unimplemented, read as '0'.

10.0 CAPTURE/COMPARE/PWM MODULE(s)

App								
710								
710	71	711	72	73	73A	74	74A	CCP2

Each CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit capture register, as a 16-bit compare register or as a PWM master/slave Duty Cycle register. Both the CCP1 and CCP2 modules are identical in operation, with the exception of the operation of the special event trigger. Table 10-1 and Table 10-2 show the resources and interactions of the CCP module(s). In the following sections, the operation of a CCP module is described with respect to CCP1. CCP2 operates the same as CCP1, except where noted.

CCP1 module:

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

CCP2 module:

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

For use of the CCP modules, refer to the Embedded Control Handbook, "Using the CCP Modules" (AN594).

TABLE 10-1: CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource		
Capture	Timer1		
Compare	Timer1		
PWM	Timer2		

TABLE 10-2: INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	Same TMR1 time-base.
Capture	Compare	The compare should be configured for the special event trigger, which clears TMR1.
Compare	Compare	The compare(s) should be configured for the special event trigger, which clears TMR1.
PWM	PWM	The PWMs will have the same frequency, and update rate (TMR2 interrupt).
PWM	Capture	None
PWM	Compare	None

FIGURE 10-1: CCP1CON REGISTER (ADDRESS 17h)/CCP2CON REGISTER (ADDRESS 1Dh)

U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CCPxX **CCPxY** CCPxM3 CCPxM1 CCPxM0 R = Readable bit CCPxM2 W = Writable bit bit7 bit0 U = Unimplemented bit, read as '0' - n =Value at POR reset

bit 7-6: Unimplemented: Read as '0'

bit 5-4: CCPxX:CCPxY: PWM Least Significant bits

Capture Mode: Unused Compare Mode: Unused

PWM Mode: These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.

bit 3-0: CCPxM3:CCPxM0: CCPx Mode Select bits

0000 = Capture/Compare/PWM off (resets CCPx module)

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode, set output on match (CCPxIF bit is set)

1001 = Compare mode, clear output on match (CCPxIF bit is set)

1010 = Compare mode, generate software interrupt on match (CCPxIF bit is set, CCPx pin is unaffected)

1011 = Compare mode, trigger special event (CCPxIF bit is set; CCP1 resets TMR1; CCP2 resets TMR1 and starts an A/D conversion (if A/D module is enabled))

11xx = PWM mode

10.1 Capture Mode

Applicable Devices 710 71 711 72 73 73A 74 74A

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as:

- · Every falling edge
- · Every rising edge
- Every 4th rising edge
- · Every 16th rising edge


An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

10.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting its corresponding TRIS bit.

Note: If the RC2/CCP1 is configured as an output, a write to the port can cause a capture condition.

FIGURE 10-2: CAPTURE MODE OPERATION BLOCK DIAGRAM



10.1.2 TIMER1 MODE SELECTION

Timer1 must be running in timer mode or synchronized counter mode for the CCP module to use the capture feature. In asynchronous counter mode, the capture operation may not work.

10.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in operating mode.

10.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in capture mode, the prescaler counter is cleared. This means that any reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 10-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 10-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF CCP1CON ;Turn CCP module off
MOVLW NEW_CAPT_PS ;Load the W reg with
; the new prescaler
; mode value and CCP ON
MOVWF CCP1CON ;Load CCP1CON with this
; value

10.2 Compare Mode


Applicable Devices 710 71 711 72 73 73A 74 74A

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- · Driven High
- Driven Low
- · Remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, a compare interrupt is also generated.

FIGURE 10-3: COMPARE MODE OPERATION BLOCK DIAGRAM



10.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note: Clearing the CCP1CON register will force the RC2/CCP1 compare output latch to the default low level. This is not the data latch.

10.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

10.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

10.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special trigger output of CCP2 resets the TMR1 register pair, and starts an A/D conversion (if the A/D module is enabled).

For the PIC16C72 only, the special event trigger output of CCP1 resets the TMR1 register pair, and starts an A/D conversion (if the A/D module is enabled).

Note: The special event trigger from the CCP1 and CCP2 modules will not set interrupt flag bit TMR1IF (PIR1<0>).

10.3 PWM Mode

Applicable Devices 61 62 62A R62 63 64 64A R64 65 65A


In Pulse Width Modulation (PWM) mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCPx pin is multiplexed with the PORTC data latch, the corresponding TRISC bit must be cleared to make the CCPx pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is not the PORTC I/O data latch.

Figure 10-4 shows a simplified block diagram of the CCP module in PWM mode.


For a step by step procedure on how to set up the CCP module for PWM operation, see Section 10.3.3.

FIGURE 10-4: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 10-5) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 10-5: PWM OUTPUT



10.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

· TMR2 is cleared

Note:

- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

The Timer2 postscaler (see Section 9.1) is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

10.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available: the CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle:

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)} \quad \text{bits}$$

Note: If the PWM duty cycle value is longer than the PWM period (PWM duty cycle = 100%), the CCP1 pin will not be cleared.

EXAMPLE 10-2: PWM PERIOD AND DUTY CYCLE CALCULATION

Desired PWM frequency is 78.125 kHz, Fosc = 20 MHz TMR2 prescale = 1

 $1/78.125 \text{ kHz} = [(PR2) + 1] \cdot 4 \cdot 1/20 \text{ MHz} \cdot 1$

12.8 μ s = [(PR2) + 1] • 4 • 50 ns • 1

PR2 = 63

Find the maximum resolution of the duty cycle that can be used with a 78.125 kHz frequency and 20 MHz oscillator:

 $1/78.125 \text{ kHz} = 2^{PWM \text{ RESOLUTION}} \bullet 1/20 \text{ MHz} \bullet 1$

12.8 μ s = $2^{PWM RESOLUTION} \cdot 50 \text{ ns} \cdot 1$

 $256 = 2^{\text{PWM RESOLUTION}}$

log(256) = (PWM Resolution) • log(2)

8.0 = PWM Resolution

At most, an 8-bit resolution duty cycle can be obtained from a 78.125 kHz frequency and a 20 MHz oscillator, i.e., $0 \le CCPR1L:CCP1CON<5:4> \le 255$. Any value greater than 255 will result in a 100% duty cycle.

In order to achieve higher resolution, the PWM frequency must be decreased. In order to achieve higher PWM frequency, the resolution must be decreased.

Table 10-3 lists example PWM frequencies and resolutions for Fosc = 20 MHz. TMR2 prescaler and PR2 values are also shown.

10.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the appropriate TRISC bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP module for PWM operation.

TABLE 10-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

TABLE 10-4: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ^(1,2)	ADIF	RCIF ⁽²⁾	TXIF ⁽²⁾	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh ⁽²⁾	PIR2	_	_	_	_	_	_	_	CCP2IF	0	0
8Ch	PIE1	PSPIE ^(1,2)	ADIE	RCIE ⁽²⁾	TXIE ⁽²⁾	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh ⁽²⁾	PIE2	_	_	_	_	_	_	_	CCP2IE	0	0
87h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	1111 1111	1111 1111			
0Eh	TMR1L	Holding reg	gister for t	he Least Si	gnificant By	te of the 16	-bit TMR1	register		xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding reg	gister for t	he Most Siç	gnificant By	te of the 16-	bit TMR1re	egister		xxxx xxxx	uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
15h	CCPR1L	Capture/Co	mpare/P	WM registe	r1 (LSB)					xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	ompare/P	WM registe	r1 (MSB)					xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	— ССР1Х ССР1У ССР1М3 ССР1М2 ССР1М1 ССР1М0								00 0000
1Bh ⁽²⁾	CCPR2L	Capture/Co	apture/Compare/PWM register2 (LSB)								uuuu uuuu
1Ch ⁽²⁾	CCPR2H	Capture/Co	ompare/P	xxxx xxxx	uuuu uuuu						
1Dh ⁽²⁾	CCP2CON	_	_	CCP2X	CCP2Y	ССР2М3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by Capture and Timer1.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

2: The PIC16C72 does not have a Parallel Slave Port, USART or CCP2 module, these bits are unimplemented, read as '0'.

PIC16C7X

TABLE 10-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ^(1,2)	ADIF	RCIF ⁽²⁾	TXIF ⁽²⁾	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh ⁽²⁾	PIR2	_	_	_	_	_	_	_	CCP2IF	0	0
8Ch	PIE1	PSPIE ^(1,2)	ADIE	RCIE ⁽²⁾	TXIE ⁽²⁾	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh ⁽²⁾	PIE2	_	_	_	_	_	_	_	CCP2IE	0	0
87h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
11h	TMR2	Timer2 mod	dule's registe	ər						0000 0000	0000 0000
92h	PR2	Timer2 mod	dule's period	l register						1111 1111	1111 1111
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
15h	CCPR1L	Capture/Co	mpare/PWN	√ register1 ((LSB)					xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare/PWN	√ register1 ((MSB)					xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
1Bh ⁽²⁾	CCPR2L	Capture/Compare/PWM register2 (LSB)							xxxx xxxx	uuuu uuuu	
1Ch ⁽²⁾	CCPR2H	Capture/Co	Capture/Compare/PWM register2 (MSB)								uuuu uuuu
1Dh ⁽²⁾	CCP2CON	_	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

^{2:} The PIC16C72 does not have a Parallel Slave Port, USART or CCP2 module, these bits are unimplemented, read as '0'.

11.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

Applicable Devices |710|71|711|72|73|73A|74|74A

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

Refer to Application Note AN578, "Use of the SSP Module in the PC Multi-Master Environment."

FIGURE 11-1: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0	
_	_	D/Ā	Р	S	R/W	UA	BF	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7-6:	Unim	plemente	d: Read a	s '0'				

- **D/A**: Data/Address bit (I²C mode only) bit 5:
 - 1 = Indicates that the last byte received or transmitted was data
 - 0 = Indicates that the last byte received or transmitted was address
- P: Stop bit (I²C mode only. This bit is cleared when the SSP module is disabled, SSPEN is cleared) bit 4:
 - 1 = Indicates that a stop bit has been detected last (this bit is '0' on RESET)
 - 0 = Stop bit was not detected last
- bit 3: **S**: Start bit (I²C mode only. This bit is cleared when the SSP module is disabled, SSPEN is cleared)
 - 1 = Indicates that a start bit has been detected last (this bit is '0' on RESET)
 - 0 = Start bit was not detected last
- R/\overline{W} : Read/Write bit information (I^2C mode only) bit 2:

This bit holds the R/W bit information following the last address match. This bit is only valid during the transmission.

- 1 = Read
- 0 = Write
- **UA**: Update Address (10-bit I²C mode only)
 - 1 = Indicates that the user needs to update the address in the SSPADD register
 - 0 = Address does not need to be updated
- BF: Buffer Full Status bit bit 0:

Receive (SPI and I²C modes)

- 1 = Receive complete, SSPBUF is full
- 0 = Receive not complete, SSPBUF is empty

<u>Transmit</u> (I²C mode only)

- 1 = Transmit in progress, SSPBUF is full
- 0 = Transmit complete, SSPBUF is empty

FIGURE 11-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

R/W-0								
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	R = Readable bit
bit7							bit0	W = Writable bit
								U = Unimplemented bit,
								read as '0'
								- n =Value at POR reset

bit 7: WCOL: Write Collision Detect bit

1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)

0 = No collision

bit 6: SSPOV: Receive Overflow Indicator bit

In SPI mode

1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In master mode the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.

0 = No overflow

In I²C mode

1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in transmit mode. SSPOV must be cleared in software in either mode.

0 = No overflow

bit 5: SSPEN: Synchronous Serial Port Enable bit

In SPI mode

- 1 = Enables serial port and configures SCK, SDO, and SDI as serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

In I²C mode

- 1 = Enables the serial port and configures the SDA and SCL pins as serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

In both modes, when enabled, these pins must be properly configured as input or output.

bit 4: CKP: Clock Polarity Select bit

In SPI mode

- 1 = Transmit happens on falling edge, receive on rising edge. Idle state for clock is a high level
- 0 = Transmit happens on rising edge, receive on falling edge. Idle state for clock is a low level $\ln l^2C$ mode

SCK release control

- 1 = Enable clock
- 0 = Holds clock low (clock stretch) (Used to ensure data setup time)
- bit 3-0: SSPM3:SSPM0: Synchronous Serial Port Mode Select bits

0000 = SPI master mode, clock = Fosc/4

0001 = SPI master mode, clock = Fosc/16

0010 = SPI master mode, clock = Fosc/64

0011 = SPI master mode, clock = TMR2 output/2

0100 = SPI slave mode, clock = SCK pin. \overline{SS} pin control enabled.

0101 = SPI slave mode, clock = SCK pin. \overline{SS} pin control disabled. \overline{SS} can be used as I/O pin

 $0110 = I^2C$ slave mode, 7-bit address

 $0111 = I^2C$ slave mode, 10-bit address

 $1011 = I^2C$ start and stop bit interrupts enabled (slave idle)

 $1110 = I^2C$ slave mode, 7-bit address with start and stop bit interrupts enabled

 $1111 = I^2C$ slave mode, 10-bit address with start and stop bit interrupts enabled

11.1 SPI Mode

Applicable Devices
710 71 711 72 73 73A 74 74A

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- · Serial Data In (SDI) RC4/SDI
- Serial Clock (SCK) RC3/SCK

Additionally a fourth pin may be used when in a slave mode of operation:

• Slave Select (SS) RA5/AN4/SS

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>). These control bits allow the following to be specified:

- Master Mode (SCK is the clock output)
- Slave Mode (SCK is the clock input)
- Clock Polarity (Output/Input data on the Rising/Falling edge of SCK)
- Clock Rate (Master mode only)
- · Slave Select Mode (Slave mode only)


The SSP consists of a transmit/receive Shift Register (SSPSR) and a Buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSB first. The SSPBUF holds the data that was previously written to the SSPSR, until the received data is ready. Once the 8-bits of data have been received, that information is moved to the SSPBUF register. Then the buffer full detect bit BF (SSPSTAT <0>) and interrupt flag bit SSPIF (PIR1<3>) are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was received. Any write to the SSPBUF register during transmission/ reception of data will be ignored, and the write collision detect bit WCOL (SSPCON<7>) will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully. When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit BF (SSPSTAT<0>) indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, bit BF is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally the SSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF can then be read (if data is meaningful) and/or the SSPBUF (SSPSR) can be written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 11-1 shows the loading of the SSPBUF (SSPSR) for data transmission. The shaded instruction is only required if the received data is meaningful.

EXAMPLE 11-1: LOADING THE SSPBUF (SSPSR) REGISTER

STATUS, RPO ;Specify Bank 1 BSF LOOP BTFSS SSPSTAT, BF ;Has data been ;received ;(transmit ;complete)? GOTO LOOP ; No BCF STATUS, RP0 ;Specify Bank 0 MOVF SSPBUF, W ;W reg = contents ; of SSPBUE MOVWF RXDATA ;Save in user RAM TXDATA, W MOVF ;W req = contents ; of TXDATA MOVWE SSPRIE ;New data to xmit

The block diagram of the SSP module, when in SPI mode (Figure 11-3), shows that the SSPSR is not directly readable or writable, and can only be accessed from addressing the SSPBUF register. Additionally, the SSP status register (SSPSTAT) indicates the various status conditions.

FIGURE 11-3: SSP BLOCK DIAGRAM (SPI MODE)



PIC16C7X

To enable the serial port, SSP enable bit SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON register, and then set bit SSPEN. This configures the SDI, SDO, SCK, and \overline{SS} pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISC register) appropriately programmed. That is:

- SDI must have TRISC<4> set
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value. An example would be in master mode where you are only sending data (to a display driver), then both SDI and \overline{SS} could be used as general purpose outputs by clearing their corresponding TRIS register bits.

Figure 11-4 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2) wishes to broadcast data by the software protocol.

In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SCK output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor" mode.

In slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched the interrupt flag bit SSPIF (PIR1<3>) is set.


The clock polarity is selected by appropriately programming bit CKP (SSPCON<4>). This then would give waveforms for SPI communication as shown in Figure 11-5 and Figure 11-6 where the MSB is transmitted first. In master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum bit clock frequency (at 20 MHz) of 5 MHz. When in slave mode the external clock must meet the minimum high and low times.

In sleep mode, the slave can transmit and receive data and wake the device from sleep.





The \overline{SS} pin allows a synchronous slave mode. The SPI must be in slave mode (SSPCON<3:0> = 04h) and the TRISA<5> bit must be set the for the synchronous slave mode to be enabled. When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. If the \overline{SS} pin is taken low without resetting SPI mode, the transmission will continue from the point at which it was taken high. External pull-up/pull-down resistors may be desirable, depending on the application.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.

FIGURE 11-5: SPI MODE TIMING (MASTER MODE OR SLAVE MODE W/O SS CONTROL)





FIGURE 11-6: SPI MODE TIMING (SLAVE MODE WITH SS CONTROL)



PIC16C7X

TABLE 11-1: REGISTERS ASSOCIATED WITH SPI OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ^(1,2)	ADIF	RCIF ⁽²⁾	TXIF ⁽²⁾	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ^(1,2)	ADIE	RCIE ⁽²⁾	TXIE ⁽²⁾	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
87h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
13h	SSPBUF	Synchronou	us Serial F	ort Receiv	e Buffer/T	ransmit R	egister			xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
85h	TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
94h	SSPSTAT	_	_	D/Ā	Р	S	R/W	UA	BF	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in SPI mode.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

^{2:} The PIC16C72 does not have a Parallel Slave Port or USART, these bits are unimplemented, read as '0'.

11.2 I²C™ Overview

Applicable Devices
710 71 711 72 73 73A 74 74A

This section provides an overview of the Inter-Integrated Circuit (I^2C) bus, with Section 11.3 discussing the operation of the SSP module in I^2C mode.

The I²C bus is a two-wire serial interface developed by the Philips Corporation. The original specification, or standard mode, was for data transfers of up to 100 Kbps. An enhanced specification, or fast mode, supports data transmission up to 400 Kbps. Both standard mode and fast mode devices will inter-operate if attached to the same bus.

The I²C interface employs a comprehensive protocol to ensure reliable transmission and reception of data. When transmitting data, one device is the "master" (generates the clock), while the other device(s) acts as the "slave." All portions of the slave protocol are implemented in the SSP module's hardware, while portions of the master protocol need to be addressed in the PIC16CXX software. Table 11-2 defines some of the I²C bus terminology. For additional information on the I²C interface specification, refer to the Philips document "The I²C bus and how to use it.", which can be obtained from the Philips Corporation.

In the I²C interface protocol each device has an address. When a master wishes to initiate a data transfer, it first transmits the address of the device that it wishes to "talk" to. All devices "listen" to see if this is their address. Within this address, a bit specifies if the master wishes to read-from/write-to the slave device. The master and slave are always in opposite modes (transmitter/receiver) of operation during a data transfer. That is they can be thought of operating in either of these two relations:

- Master-transmitter and Slave-receiver
- · Slave-transmitter and Master-receiver

In both cases the master generates the clock signal.

The output stages of the clock (SCL) and data (SDA) lines must have an open-drain or open-collector in order to perform the wired-AND function of the bus. External pull-up resistors are used to ensure a high level when no device is pulling the line down. The number of devices that may be attached to the I²C bus is limited only by the maximum bus loading specification of 400 pF.

11.2.1 INITIATING AND TERMINATING DATA TRANSFER

During times of no data transfer (idle time), both the clock line (SCL) and the data line (SDA) are pulled high through the external pull-up resistors. The START and STOP conditions determine the start and stop of data transmission. The START condition is defined as a high to low transition of the SDA when the SCL is high. The STOP condition is defined as a low to high transition of the SDA when the SCL is high. Figure 11-7 shows the START and STOP conditions. The master generates these conditions for starting and terminating data transfer. Due to the definition of the START and STOP conditions, when data is being transmitted, the SDA line can only change state when the SCL line is low.

FIGURE 11-7: START AND STOP CONDITIONS




TABLE 11-2: I²C BUS TERMINOLOGY

Term	Description
Transmitter	The device that sends the data to the bus.
Receiver	The device that receives the data from the bus.
Master	The device which initiates the transfer, generates the clock and terminates the transfer.
Slave	The device addressed by a master.
Multi-master	More than one master device in a system. These masters can attempt to control the bus at the same time without corrupting the message.
Arbitration	Procedure that ensures that only one of the master devices will control the bus. This ensure that the transfer data does not get corrupted.
Synchronization	Procedure where the clock signals of two or more devices are synchronized.

11.2.2 ADDRESSING I2C DEVICES

There are two address formats. The simplest is the 7-bit address format with a R/\overline{W} bit (Figure 11-8). The more complex is the 10-bit address with a R/\overline{W} bit (Figure 11-9). For 10-bit address format, two bytes must be transmitted with the first five bits specifying this to be a 10-bit address.

FIGURE 11-8: 7-BIT ADDRESS FORMAT






FIGURE 11-9: I²C 10-BIT ADDRESS FORMAT



11.2.3 TRANSFER ACKNOWLEDGE

All data must be transmitted per byte, with no limit to the number of bytes transmitted per data transfer. After each byte, the slave-receiver generates an acknowledge bit (ACK) (Figure 11-10). When a slave-receiver doesn't acknowledge the slave address or received data, the master must abort the transfer. The slave must leave SDA high so that the master can generate the STOP condition (Figure 11-7).

FIGURE 11-10: SLAVE-RECEIVER ACKNOWLEDGE



If the master is receiving the data (master-receiver), it generates an acknowledge signal for each received byte of data, except for the last byte. To signal the end of data to the slave-transmitter, the master does not generate an acknowledge (not acknowledge). The slave then releases the SDA line so the master can generate the STOP condition. The master can also generate the STOP condition during the acknowledge pulse for valid termination of data transfer.

If the slave needs to delay the transmission of the next byte, holding the SCL line low will force the master into a wait state. Data transfer continues when the slave releases the SCL line. This allows the slave to move the received data or fetch the data it needs to transfer before allowing the clock to start. This wait state technique can also be implemented at the bit level, Figure 11-11. The slave will inherently stretch the clock when it is a transmitter but will not when it is a receiver. The slave will have to clear the SSPCON<4> bit to enable clock stretching when it is a receiver.

FIGURE 11-11: DATA TRANSFER WAIT STATE




Figure 11-12 and Figure 11-13 show Master-transmitter and Master-receiver data transfer sequences.

When a master does not wish to relinquish the bus (by generating a STOP condition), a repeated START condition (Sr) must be generated. This condition is identical to the start condition (SDA goes high-to-low while

SCL is high), but occurs after a data transfer acknowledge pulse (not the bus-free state). This allows a master to send "commands" to the slave and then receive the requested information or to address a different slave device. This sequence is shown in Figure 11-14.

FIGURE 11-12: MASTER-TRANSMITTER SEQUENCE




FIGURE 11-13: MASTER-RECEIVER SEQUENCE





FIGURE 11-14: COMBINED FORMAT




11.2.4 MULTI-MASTER

The I²C protocol allows a system to have more than one master. This is called multi-master. When two or more masters try to transfer data at the same time, arbitration and synchronization occur.

11.2.4.1 ARBITRATION

Arbitration takes place on the SDA line, while the SCL line is high. The master which transmits a high when the other master transmits a low loses arbitration (Figure 11-15), and turns off its data output stage. A master which lost arbitration can generate clock pulses until the end of the data byte where it lost arbitration. When the master devices are addressing the same device, arbitration continues into the data.

FIGURE 11-15: MULTI-MASTER ARBITRATION (TWO MASTERS)



Masters that also incorporate the slave function, and have lost arbitration must immediately switch over to slave-receiver mode. This is because the winning master-transmitter may be addressing it.

Arbitration is not allowed between:


- · A repeated START condition
- · A STOP condition and a data bit
- A repeated START condition and a STOP condition

Care needs to be taken to ensure that these conditions do not occur.

11.2.4.2 CLOCK SYNCHRONIZATION

Clock synchronization occurs after the devices have started arbitration. This is performed using a wired-AND connection to the SCL line. A high to low transition on the SCL line causes the concerned devices to start counting off their low period. Once a device clock has gone low, it will hold the SCL line low until its SCL high state is reached. The low to high transition of this clock may not change the state of the SCL line, if another device clock is still within its low period. The SCL line is held low by the device with the longest low period. Devices with shorter low periods enter a high waitstate, until the SCL line comes high. When the SCL line comes high, all devices start counting off their high periods. The first device to complete its high period will pull the SCL line low. The SCL line high time is determined by the device with the shortest high period, Figure 11-16.

FIGURE 11-16: CLOCK SYNCHRONIZATION




11.3 SSP I²C Operation

Applicable Devices 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

The SSP module in I²C mode fully implements all slave functions, and provides interrupts on start and stop bits in hardware to facilitate software implementations of the master functions. The SSP module implements the standard and fast mode specifications as well as 7-bit and 10-bit addressing. Two pins are used for data transfer. These are the RC3/SCK/SCL pin, which is the clock (SCL), and the RC4/SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits. The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSPCON<5>).

FIGURE 11-17: SSP BLOCK DIAGRAM
(I²C MODE)



The SSP module has five registers for I^2C operation. These are the:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I²C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I²C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with start and stop bit interrupts enabled
- I²C Slave mode (10-bit address), with start and stop bit interrupts enabled
- I²C start and stop bit interrupts enabled, slave is idle

Selection of any I²C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits.

The SSPSTAT register gives the status of the data transfer. This information includes detection of a START or STOP bit, specifies if the received byte was data or address if the next byte is the completion of 10-bit address, and if this will be a read or write data transfer. The SSPSTAT register is read only.

The SSPBUF is the register to which transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON<6>) is set.

The SSPADD register holds the slave address. In 10-bit mode, the user needs to write the high byte of the address (1111 0 A9 A8 0). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

11.3.1 SLAVE MODE

In slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge (ACK) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this \overline{ACK} pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 11-3 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low time for proper operation. The high and low times of the I²C specification as well as the requirement of the SSP module is shown in timing parameter #100 and parameter #101 (see Electrical Specification section).

11.3.1.1 ADDRESSING

Once the SSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit, BF is set.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) - on the falling edge of the ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave (Figure 11-9). The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT<2>) must specify a write, so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for a 10-bit address is as follows, with steps 7- 9 for slave-transmitter:

- Receive first (high) byte of Address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- Update the SSPADD register with the first (high) byte of Address (clears bit UA, if match releases SCL line).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive repeated START condition.
- Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

TABLE 11-3: DATA TRANSFER RECEIVED BYTE ACTIONS

	its as Data is Received SSPOV	SSPSR o SSPBUF	Generate ACK Pulse	Set bit SSPIF (SSP Interrupt occurs if Enabled)
0	0	Yes	Yes	Yes
1	0	No	No	Yes
1	1	No	No	Yes
0	1	No	No	Yes


11.3.1.2 RECEPTION

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON<6>) is set.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software, and the SSPSTAT register is used to determine the status of the byte.

FIGURE 11-18: I²C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)




11.3.1.3 TRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The \overline{ACK} pulse will be sent on the ninth bit, and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 11-19).

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software, and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not \overline{ACK}), then the data transfer is complete. The slave then monitors for another occurrence of the START bit. If the SDA line was low (\overline{ACK}), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP.





11.3.2 MASTER MODE

Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. Control of the I²C bus may be taken when the P bit is set, or the bus is idle with both the S and P bits clear

In master mode the SCL and SDA lines are manipulated by clearing the corresponding TRISC<4:3> bit(s). The output level is always low, irrespective of the value(s) in PORTC<4:3>. So when transmitting data, a '1' data bit must have the TRISC<4> bit set (input) and a '0' data bit must have the TRISC<4> bit cleared (output). The same scenario is true for the SCL line with the TRISC<3> bit.

The following events will cause the SSP Interrupt Flag bit SSPIF to be set (SSP Interrupt if enabled):

- · START condition
- · STOP condition
- · Data transfer byte transmitted/received

Master mode of operation can be done with either the slave mode idle (SSPM3:SSPM0 = 1011) or with the slave active. When both master and slave modes are enabled, the software needs to differentiate the source(s) of the interrupt.

11.3.3 MULTI-MASTER MODE

In multi-master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. Control of the I^2C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is idle with both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISC<4:3>). There are two stages where this arbitration can be lost, they are:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, the device may be being addressed. If addressed an \overline{ACK} pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to re-transfer the data at a later time.

TABLE 11-4: REGISTERS ASSOCIATED WITH I²C OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ^(1,2)	ADIF	RCIF ⁽²⁾	TXIF ⁽²⁾	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ^(1,2)	ADIE	RCIE ⁽²⁾	TXIE ⁽²⁾	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
13h	SSPBUF	Synchrono	us Serial I	Port Rece	ive Buffer	/Transmit	Register	•		xxxx xxxx	uuuu uuuu
93h	SSPADD	Synchrono	us Serial I	Port (I ² C r	node) Ad	dress Reg	gister			0000 0000	0000 0000
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
94h	SSPSTAT	_	_	D/Ā	Р	S	R/W	UA	BF	00 0000	00 0000
87h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by SSP in I^2 C mode.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

2: The PIC16C72 does not have a Parallel Slave Port or USART, these bits are unimplemented, read as '0'.

FIGURE 11-20: OPERATION OF THE I²C MODULE IN IDLE_MODE, RCV_MODE OR XMIT_MODE

```
IDLE_MODE (7-bit):
if (Addr_match)
                                           Set interrupt;
                                           if (R/\overline{W} = 1)
                                                                    Send \overline{ACK} = 0;
                                                                    set XMIT_MODE;
                                           else if (R/\overline{W} = 0) set RCV_MODE;
RCV_MODE:
if ((SSPBUF=Full) OR (SSPOV = 1))
                   Set SSPOV;
                   Do not acknowledge;
else
                   transfer SSPSR \rightarrow SSPBUF;
                   send \overline{ACK} = 0;
Receive 8-bits in SSPSR;
Set interrupt;
XMIT_MODE:
While ((SSPBUF = Empty) AND (CKP=0)) Hold SCL Low;
Send byte;
Set interrupt;
if (\overline{ACK} Received = 1)
                                           End of transmission;
                                           Go back to IDLE_MODE;
else if ( ACK Received = 0) Go back to XMIT_MODE;
IDLE_MODE (10-Bit):
If (High_byte_addr_match AND (R/\overline{W} = 0))
                   PRIOR_ADDR_MATCH = FALSE;
                   Set interrupt;
                   if ((SSPBUF = Full) OR ((SSPOV = 1))
                                    Set SSPOV;
                           {
                                   Do not acknowledge;
                   else
                                   Set UA = 1;
                                   Send \overline{ACK} = 0;
                                   While (SSPADD not updated) Hold SCL low;
                                   Clear UA = 0;
                                   Receive Low_addr_byte;
                                   Set interrupt;
                                   Set UA = 1;
                                   If (Low_byte_addr_match)
                                                   PRIOR_ADDR_MATCH = TRUE;
                                                    Send \overline{ACK} = 0;
                                                    while (SSPADD not updated) Hold SCL low;
                                                    Clear UA = 0;
                                                    Set RCV_MODE;
                                           }
                           }
else if (High_byte_addr_match AND (R/\overline{W} = 1)
                   if (PRIOR_ADDR_MATCH)
                                   send \overline{ACK} = 0;
                                   set XMIT_MODE;
           else PRIOR_ADDR_MATCH = FALSE;
```

12.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

Applicable Devices 710 71 711 72 73 73A 74 74A

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also know as a Serial Communications Interface or SCI). The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc.

The USART can be configured in the following modes:

- · Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

Bit SPEN (RCSTA<7>), and bits TRISC<7:6>, have to be set in order to configure pins RC6/TX/CK and RC7/RX/DT for the Serial Communication Interface.

FIGURE 12-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D
hit7				-	-		hit∩

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n =Value at POR reset

bit 7: **CSRC**: Clock Source Select bit

Asynchronous mode

Don't care

Synchronous mode

- 1 = Master mode (Clock generated internally from BRG)
- 0 = Slave mode (Clock from external source)
- bit 6: TX9: 9-bit Transmit Enable bit
 - 1 = Selects 9-bit transmission
 - 0 = Selects 8-bit transmission
- TXEN: Transmit Enable bit bit 5:
 - 1 = Transmit enabled
 - 0 = Transmit disabled

Note: SREN/CREN overrides TXEN in SYNC mode.

- SYNC: USART Mode Select bit bit 4:
 - 1 = Synchronous mode
 - 0 = Asynchronous mode
- Unimplemented: Read as '0' bit 3:
- **BRGH**: High Baud Rate Select bit bit 2:

Asynchronous mode

1 = High speed

Note: At the time of this printing, the asynchronous high speed mode (BRGH is set) may experience a high rate of receive errors. It is recommended to have the BRGH bit cleared. If you desire a higher baud rate than BRGH=0 can support, refer to the device errata for additional information.

0 = Low speed

Synchronous mode Unused in this mode

TRMT: Transmit Shift Register Status bit bit 1:

> 1 = TSR empty 0 = TSR full

bit 0: **TX9D**: 9th bit of transmit data. Can be parity bit.

FIGURE 12-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)

R-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 R-0 R-x RX9D **SPEN** RX9 **SREN CREN FERR OERR** R = Readable bit W = Writable bit bit7 bit0 U = Unimplemented bit, read as '0' - n =Value at POR reset bit 7: SPEN: Serial Port Enable bit

1 = Serial port enabled (Configures RC7/RX/DT and RC6/TX/CK pins as serial port pins)

0 = Serial port disabled

RX9: 9-bit Receive Enable bit bit 6:

1 = Selects 9-bit reception

0 = Selects 8-bit reception

bit 5: SREN: Single Receive Enable bit

Asynchronous mode

Don't care

Synchronous mode - master

1 = Enables single receive

0 = Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - slave

Unused in this mode

CREN: Continuous Receive Enable bit

Asynchronous mode

1 = Enables continuous receive

0 = Disables continuous receive

Synchronous mode

1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

bit 3: Unimplemented: Read as '0'

bit 2: FERR: Framing Error bit

1 = Framing error (Can be updated by reading RCREG register and receive next valid byte)

0 = No framing error

OERR: Overrun Error bit bit 1:

1 = Overrun error (Can be cleared by clearing bit CREN)

0 = No overrun error

bit 0: RX9D: 9th bit of received data (Can be parity bit)

12.1 <u>USART Baud Rate Generator (BRG)</u>

Applicable Devices 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In asynchronous mode bit BRGH (TXSTA<2>) also controls the baud rate. In synchronous mode bit BRGH is ignored. Table 12-1 shows the formula for computation of the baud rate for different USART modes which only apply in master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 12-1. From this, the error in baud rate can be determined.

Example 12-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 BRGH = 0 SYNC = 0

EXAMPLE 12-1: CALCULATING BAUD RATE ERROR

Desired Baud rate = Fosc / (64 (X + 1))

9600 = 16000000/(64(X+1))

 $X = \lfloor 25.042 \rfloor = 25$

Calculated Baud Rate=16000000 / (64 (25 + 1))

= 9615

Error = (Calculated Baud Rate - Desired Baud Rate)

Desired Baud Rate

= (9615 - 9600) / 9600

= 0.16%

It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the Fosc/(16(X + 1)) equation can reduce the baud rate error in some cases.

Note: At the time of this printing, the asynchronous high speed mode (BRGH is set) may experience a high rate of receive errors. It is recommended to have the BRGH bit cleared. If you desire a higher baud rate than BRGH=0 can support, refer to the device errata for additional information.

Writing a new value to the SPBRG register, causes the BRG timer to be reset (or cleared), this ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

TABLE 12-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate= Fosc/(16(X+1))
1	(Synchronous) Baud Rate = Fosc/(4(X+1))	NA

X = value in SPBRG (0 to 255)

TABLE 12-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
99h	SPBRG	Baud R	Baud Rate Generator Register								0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used by the BRG.

TABLE 12-3: BAUD RATES FOR SYNCHRONOUS MODE

BAUD	Fosc = 2	20 MHz	SPBRG	16 MHz		SPBRG	10 MHz		SPBRG	7.15909	MHz	SPBRG
RATE	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
(K)		EKKOK	(decimal)		EKKOK	(uecimai)		EKKOK	(uecimai)		EKKOK	(decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	NA	-	-	9.766	+1.73	255	9.622	+0.23	185
19.2	19.53	+1.73	255	19.23	+0.16	207	19.23	+0.16	129	19.24	+0.23	92
76.8	76.92	+0.16	64	76.92	+0.16	51	75.76	-1.36	32	77.82	+1.32	22
96	96.15	+0.16	51	95.24	-0.79	41	96.15	+0.16	25	94.20	-1.88	18
300	294.1	-1.96	16	307.69	+2.56	12	312.5	+4.17	7	298.3	-0.57	5
500	500	0	9	500	0	7	500	0	4	NA	-	-
HIGH	5000	-	0	4000	-	0	2500	-	0	1789.8	-	0
LOW	19.53	-	255	15.625	-	255	9.766	-	255	6.991	-	255

	Fosc =	5.0688 MI	Hz	4 MHz			3.579545	5 MHz		1 MHz			32.768 k	Hz	
BAUD RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-	0.303	+1.14	26
1.2	NA	-	-	NA	-	-	NA	-	-	1.202	+0.16	207	1.170	-2.48	6
2.4	NA	-	-	NA	-	-	NA	-	-	2.404	+0.16	103	NA	-	-
9.6	9.6	0	131	9.615	+0.16	103	9.622	+0.23	92	9.615	+0.16	25	NA	-	-
19.2	19.2	0	65	19.231	+0.16	51	19.04	-0.83	46	19.24	+0.16	12	NA	-	-
76.8	79.2	+3.13	15	76.923	+0.16	12	74.57	-2.90	11	83.34	+8.51	2	NA	-	-
96	97.48	+1.54	12	1000	+4.17	9	99.43	+3.57	8	NA	-	-	NA	-	-
300	316.8	+5.60	3	NA	-	-	298.3	-0.57	2	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	1267	-	0	100	-	0	894.9	-	0	250	-	0	8.192	-	0
LOW	4.950	-	255	3.906	-	255	3.496	-	255	0.9766	-	255	0.032	-	255

TABLE 12-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	Fosc = 2	20 MHz	SPBRG	16 MHz		SPBRG	10 MHz		SPBRG	7.15909 I	MHz	SPBRG
RATE (K)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	1.221	+1.73	255	1.202	+0.16	207	1.202	+0.16	129	1.203	+0.23	92
2.4	2.404	+0.16	129	2.404	+0.16	103	2.404	+0.16	64	2.380	-0.83	46
9.6	9.469	-1.36	32	9.615	+0.16	25	9.766	+1.73	15	9.322	-2.90	11
19.2	19.53	+1.73	15	19.23	+0.16	12	19.53	+1.73	7	18.64	-2.90	5
76.8	78.13	+1.73	3	83.33	+8.51	2	78.13	+1.73	1	NA	-	-
96	104.2	+8.51	2	NA	-	-	NA	-	-	NA	-	-
300	312.5	+4.17	0	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	312.5	-	0	250	-	0	156.3	-	0	111.9	-	0
LOW	1.221	-	255	0.977	-	255	0.6104	-	255	0.437	-	255

	Fosc =	5.0688 MI	Hz	4 MHz			3.57954	5 MHz		1 MHz			32.768 k	Hz	
BAUD RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	0.31	+3.13	255	0.3005	-0.17	207	0.301	+0.23	185	0.300	+0.16	51	0.256	-14.67	1
1.2	1.2	0	65	1.202	+1.67	51	1.190	-0.83	46	1.202	+0.16	12	NA	-	-
2.4	2.4	0	32	2.404	+1.67	25	2.432	+1.32	22	2.232	-6.99	6	NA	-	-
9.6	9.9	+3.13	7	NA	-	-	9.322	-2.90	5	NA	-	-	NA	-	-
19.2	19.8	+3.13	3	NA	-	-	18.64	-2.90	2	NA	-	-	NA	-	-
76.8	79.2	+3.13	0	NA	-	-	NA	-	-	NA	-	-	NA	-	-
96	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
300	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	79.2	-	0	62.500	-	0	55.93	-	0	15.63	-	0	0.512	-	0
LOW	0.3094	-	255	3.906	-	255	0.2185	-	255	0.0610	-	255	0.0020	-	255

TABLE 12-5: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD RATE (K)	FOSC = 2	0 MHz % ERROR	SPBRG value (decimal)	16 MHz KBAUD	% ERROR	SPBRG value (decimal)	10 MHz KBAUD	% ERROR	SPBRG value (decimal)	7.16 MH: KBAUD	z % ERROR	SPBRG value (decimal)
9.6	9.615	+0.16	129	9.615	+0.16	103	9.615	+0.16	64	9.520	-0.83	46
19.2	19.230	+0.16	64	19.230	+0.16	51	18.939	-1.36	32	19.454	+1.32	22
38.4	37.878	-1.36	32	38.461	+0.16	25	39.062	+1.7	15	37.286	-2.90	11
57.6	56.818	-1.36	21	58.823	+2.12	16	56.818	-1.36	10	55.930	-2.90	7
115.2	113.636	-1.36	10	111.111	-3.55	8	125	+8.51	4	111.860	-2.90	3
250	250	0	4	250	0	3	NA	-	-	NA	-	-
625	625	0	1	NA	-	-	625	0	0	NA	-	-
1250	1250	0	0	NA	-	-	NA	-	-	NA	-	-

RATE	Fosc = 5	%	SPBRG value	4 MHz	%	SPBRG value	3.579 MH	%	SPBRG value	1 MHz	%%	SPBRG value	32.768	%	SPBRG value
(K)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)
9.6	9.6	0	32	NA	-	-	9.727	+1.32	22	8.928	-6.99	6	NA	-	-
19.2	18.645	-2.94	16	1.202	+0.17	207	18.643	-2.90	11	20.833	+8.51	2	NA	-	-
38.4	39.6	+3.12	7	2.403	+0.13	103	37.286	-2.90	5	31.25	-18.61	1	NA	-	-
57.6	52.8	-8.33	5	9.615	+0.16	25	55.930	-2.90	3	62.5	+8.51	0	NA	-	-
115.2	105.6	-8.33	2	19.231	+0.16	12	111.860	-2.90	1	NA	-	-	NA	-	-
250	NA	-	-	NA	-	-	223.721	-10.51	0	NA	-	-	NA	-	-
625	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1250	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-

12.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin. If bit BRGH (TXSTA<2>) is clear (i.e., at the low baud rates), the sampling is done on the seventh, eighth and ninth falling edges of a x16 clock (Figure 12-3). If bit BRGH is

set (i.e., at the high baud rates), the sampling is done on the 3 clock edges preceding the second rising edge after the first falling edge of a x4 clock (Figure 12-4 and Figure 12-5).

FIGURE 12-3: RX PIN SAMPLING SCHEME (BRGH = 0)




FIGURE 12-4: RX PIN SAMPLING SCHEME (BRGH = 1)





FIGURE 12-5: RX PIN SAMPLING SCHEME (BRGH = 1)



12.2 <u>USART Asynchronous Mode</u>

Applicable Devices 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

In this mode, the USART uses standard nonreturn-to-zero (NRZ) format (one start bit, eight or nine data bits and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- · Baud Rate Generator
- Sampling Circuit
- · Asynchronous Transmitter
- · Asynchronous Receiver

12.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 12-6. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and

flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.


Note 1: The TSR register is not mapped in data memory so it is not available to the user.

Note 2: Flag bit TXIF is set when enable bit TXEN is set.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 12-6). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 12-8). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. As a result the RC6/TX/CK pin will revert to himpedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit maybe loaded in the TSR register.

FIGURE 12-6: USART TRANSMIT BLOCK DIAGRAM



PIC16C7X

Steps to follow when setting up a Asynchronous Transmission:

- Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 12.1)
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, then set enable bit TXIE.
- If 9-bit transmission is desired, then set transmit bit TX9.
- Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Load data to the TXREG register (starts transmission).

FIGURE 12-7: ASYNCHRONOUS MASTER TRANSMISSION




FIGURE 12-8: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)




TABLE 12-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate (Generato	r Register	r					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

12.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 12-9. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the STOP bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double buffered register, i.e. it is a two deep FIFO. It is

possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR register. On the detection of the STOP bit of the third byte, if the RCREG register is still full then overrun error bit OERR (RCSTA<1>) will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited, so it is essential to clear error bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set if a stop bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG, will load bits RX9D and FERR with new values, therefore it is essential for the user to read the RCSTA register before reading RCREG register in order not to lose the old FERR and RX9D information.

FIGURE 12-9: USART RECEIVE BLOCK DIAGRAM





FIGURE 12-10: ASYNCHRONOUS RECEPTION



PIC16C7X

Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 12.1).
- Enable the asynchronous serial port by clearing bit SYNC, and setting bit SPEN.
- If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. Enable the reception by setting bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.

- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing enable bit CREN.

TABLE 12-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate (Generato	r Registe	r					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

12.3 USART Synchronous Master Mode

Applicable Devices
710|71|711|72|73|73A|74|74A

In Synchronous Master mode, the data is transmitted in a half-duplex manner i.e. transmission and reception do not occur at the same time. When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

12.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 12-6. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one Tcycle), the TXREG is empty and interrupt bit, TXIF (PIR1<4>) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the CK line. Data out is stable around the falling edge of the synchronous clock (Figure 12-11). The transmission can also be started by first loading the TXREG register and then setting bit TXEN. This is advantageous when slow baud rates are selected, since the BRG is kept in reset when bits TXEN, CREN, and SREN are clear. Setting enable bit TXEN will start the BRG, creating a shift clock immediately. Normally when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing enable bit TXEN, during a transmission, will cause the transmission to be aborted and will reset the transmitter. The DT and CK pins will revert to hi-impedance. If either bit CREN or bit SREN is set, during a transmission, the transmission is aborted and the DT pin reverts to a hi-impedance state (for a reception). The CK pin will remain an output if bit CSRC is set (internal clock). The transmitter logic however is not reset although it is disconnected from the pins. In order to reset the transmitter, the user has to clear bit TXEN. If bit SREN is set (to interrupt an on-going transmission and receive a single word), then after the single word is received, bit SREN will be cleared and the serial port will revert back to transmitting since bit TXEN is still set. The DT line will immediately switch from hi-impedance receive mode to transmit and start driving. To avoid this, bit TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG can result in an immediate transfer of the data to the TSR register (if the TSR is empty). If the TSR was empty and the TXREG was written before writing the "new" TX9D, the "present" value of bit TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 12.1).
- Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, then set enable bit
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

TABLE 12-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generat	or Regis	ter		-	-		0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Master Transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

FIGURE 12-11: SYNCHRONOUS TRANSMISSION





FIGURE 12-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



12.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>) or enable bit CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set then CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit which is reset by the hardware. In this case it is reset when the RCREG register has been read and is empty. The RCREG is a double buffered register, i.e. it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full then overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, so

it is essential to clear bit OERR if it is set. The 9th receive bit is buffered the same way as the receive data. Reading the RCREG register, will load bit RX9D with a new value, therefore it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old RX9D information.

Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. (Section 12.1)
- Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing bit CREN.

TABLE 12-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generat	or Regis	ter					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Master Reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

PIC16C7X

FIGURE 12-13: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)



12.4 <u>USART Synchronous Slave Mode</u>

Applicable Devices
710 71 711 72 73 73A 74 74A

Synchronous slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

12.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- Enable the transmission by setting enable bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Start transmission by loading data to the TXREG register.

12.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the synchronous master and slave modes is identical except in the case of the SLEEP mode. Also, bit SREN is a don't care in slave mode.

If receive is enabled, by setting bit CREN, prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- If interrupts are desired, then set enable bit RCIE.
- 3. If 9-bit reception is desired, then set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing bit CREN.

TABLE 12-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generat	or Regis	ter					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

TABLE 12-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Genera	or Regis	ter					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.

13.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

| Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A |

The analog-to-digital (A/D) converter module has four analog inputs for the PIC16C710/71/711, five inputs for the PIC16C72/73/73A, and eight for the PIC16C74/74A.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number (refer to Application Note AN546 for use of A/D Converter). The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD)

or the voltage level on the RA3/AN3/VREF pin. The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode.

The A/D module has three registers. These registers are:

- A/D Result Register (ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Figure 13-1 and Figure 13-2, controls the operation of the A/D module. The ADCON1 register, shown in Figure 13-3 and Figure 13-4, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or as digital I/O.

FIGURE 13-1: ADCONO REGISTER, PIC16C710/71/711 (ADDRESS 08h)

					`		•				
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
ADCS1	ADCS0	(1)	CHS1	CHS0	GO/DONE	ADIF	ADON	R = Readable bit			
bit7	bit0 W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset ADCS1:ADCS0: A/D Conversion Clock Select bits										
bit 7-6:	00 = Fos 01 = Fos 10 = Fos	c/2 c/8									
bit 5:	Unimple	mented : Re	ad as '0'.								
	CHS2:CHS0: Analog Channel Select bits 00 = channel 0, (RA0/AN0) 01 = channel 1, (RA1/AN1) 10 = channel 2, (RA2/AN2) 11 = channel 3, (RA3/AN3)										
bit 2:	If ADON : 1 = A/D c	conversion in conversion r	n progress	(setting th	nis bit starts the			vare when the A/D conver-			
bit 1:	1 = conve	O Conversion is corersion is not	nplete (mu		t Flag bit red in softwar	e)					
bit 0:	ADON: A/D On bit 1 = A/D converter module is operating 0 = A/D converter module is shutoff and consumes no operating current										
Note 1:		DCON0 is a nented, read		Purpose R	R/W bit for the	PIC16C71	only. For th	e PIC16C710/711, this bit is			

FIGURE 13-2: ADCON0 REGISTER, PIC16C72/73/73A/74/74A (ADDRESS 1Fh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	R = Readable bit
bit7							bit0	W = Writable bit
								U = Unimplemented bit,
								read as '0'
								- n = Value at POR reset
bit 7-6:	ADCS1:A	ADCS0: A	/D Conver	sion Clock	Select bits			
	00 - F 00	C/2						

00 = Fosc/2 01 = Fosc/8 10 = Fosc/32

11 = FRC (clock derived from an RC oscillation)

bit 5-3: CHS2:CHS0: Analog Channel Select bits

000 = channel 0, (RA0/AN0) 001 = channel 1, (RA1/AN1) 010 = channel 2, (RA2/AN2) 011 = channel 3, (RA3/AN3) 100 = channel 4, (RA5/AN4) 101 = channel 5, (RE0/AN5)⁽¹⁾ 110 = channel 6, (RE1/AN6)⁽¹⁾

bit 2: GO/DONE: A/D Conversion Status bit

If ADON = 1

1 = A/D conversion in progress (setting this bit starts the A/D conversion)

0 = A/D conversion not in progress (This bit is automatically cleared by hardware when the A/D conversion is complete)

bit 1: Unimplemented: Read as '0'

bit 0: ADON: A/D On bit

1 = A/D converter module is operating

0 = A/D converter module is shutoff and consumes no operating current

Note 1: A/D channels 5, 6, and 7 are implemented on the PIC16C74/74A only.

FIGURE 13-3: ADCON1 REGISTER FOR PIC16C710/71/711 (ADDRESS 88h)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
_		_	_	1		PCFG1	PCFG0	R = Readable bit
bit7							bit0	W = Writable bit
								U = Unimplemented
								bit, read as '0'
								- n =Value at POR reset

bit 7-2: Unimplemented: Read as '0'

bit 1-0: PCFG1:PCFG0: A/D Port Configuration Control bits

PCFG1:PCFG0	RA1 & RA0	RA2	RA3	V REF
00	Α	Α	Α	VDD
01	Α	Α	VREF	RA3
10	Α	D	D	VDD
11	D	D	D	Vdd

A = Analog input

D = Digital I/O

FIGURE 13-4: ADCON1 REGISTER, PIC16C72/73/73A/74/74A (ADDRESS 9Fh)

 U-0
 U-0
 U-0
 U-0
 R/W-0
 R/W-0
 R/W-0

 —
 —
 —
 —
 PCFG2
 PCFG1
 PCFG0

 bit7
 bit0

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR reset

bit 7-3: Unimplemented: Read as '0'

bit 2-0: PCFG2:PCFG0: A/D Port Configuration Control bits

PCFG2:PCFG0	RA0	RA1	RA2	RA5	RA3	RE0 ⁽¹⁾	RE1 ⁽¹⁾	RE2 ⁽¹⁾	VREF
000	Α	Α	Α	Α	Α	Α	Α	Α	Vdd
001	Α	Α	Α	Α	VREF	Α	Α	Α	RA3
010	Α	Α	Α	Α	Α	D	D	D	VDD
011	Α	Α	Α	Α	VREF	D	D	D	RA3
100	Α	Α	D	D	Α	D	D	D	Vdd
101	Α	Α	D	D	VREF	D	D	D	RA3
11x	D	D	D	D	D	D	D	D	_

A = Analog input

D = Digital I/O

Note 1: RE0, RE1, and RE2 are implemented on the PIC16C74/74A only.

PIC16C7X


The ADRES register contains the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRES register, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit ADIF is set. The block diagrams of the A/D module are shown in Figure 13-5 and Figure 13-6.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine sample time, see Section 13.1. After this acquisition time has elapsed the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins / voltage reference / and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - · Clear ADIF bit
 - · Set ADIE bit
 - · Set GIE bit

- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared OR
 - Waiting for the A/D interrupt
- Read A/D Result register (ADRES), clear bit ADIF if required.
- For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.

FIGURE 13-5: A/D BLOCK DIAGRAM, PIC16C710/71/711






FIGURE 13-6: A/D BLOCK DIAGRAM, PIC16C72/73/73A/74/74A

13.1 A/D Sampling Requirements

Applicable Devices
710|71|711|72|73|73A|74|74A

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 13-7. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 13-7. The maximum recommended impedance for analog sources is 10 k Ω . After the analog input channel is selected (changed) this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 13-1 may be used. This equation assumes that 1/2 LSb error is used (512 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

EQUATION 13-1: A/D MINIMUM CHARGING TIME

 $VHOLD = (VREF - (VREF/512)) \cdot (1 - e^{(-Tc/CHOLD(Ric + RSS + RS))})$

 $Tc = -(51.2 pF)(1 k\Omega + Rss + Rs) ln(1/511)$

Example 13-1 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following system assumptions.

 $Rs = 10 \text{ k}\Omega$

1/2 LSb error

 $VDD = 5V \rightarrow Rss = 7 \text{ k}\Omega$

Temp (system max.) = 50°C

VHOLD = 0 @ t = 0

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

Note 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.

Note 3: The maximum recommended impedance for analog sources is 10 k Ω . This is required to meet the pin leakage specification.

Note 4: After a conversion has completed, a 2.0 TAD delay must complete before acquisition can begin again. During this time the holding capacitor is not connected to the selected A/D input channel.

EXAMPLE 13-1: CALCULATING THE MINIMUM REQUIRED SAMPLE TIME

TACQ = Amplifier Settling Time +

Holding Capacitor Charging Time +

Temperature Coefficient

TACQ = $5 \mu s + Tc + [(Temp - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$

Tc = -CHOLD (Ric + Rss + Rs) In(1/512)

-51.2 pF (1 kΩ + 7 kΩ + 10 kΩ) ln(0.0020)

-51.2 pF (18 k Ω) ln(0.0020)

-0.921 µs (-6.2146)


5.724 µs

TACQ = $5 \mu s + 5.724 \mu s + [(50^{\circ}C - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$

 $10.724 \, \mu s + 1.25 \, \mu s$

 $11.974~\mu s$

FIGURE 13-7: ANALOG INPUT MODEL



13.2 <u>Selecting the A/D Conversion Clock</u>

Applicable Devices 710 71 711 72 73 73A 74 74A

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.5 TAD per 8-bit conversion. The source of the A/D conversion clock is software selected. The four possible options for TAD are:

- 2Tosc
- 8Tosc
- 32Tosc
- · Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of:

2.0 us for the PIC16C71

1.6 µs for all other PIC16C7X devices

Table 13-2 and Table 13-1 show the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

13.3 Configuring Analog Port Pins

| Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A |

The ADCON1, TRISA, and TRISE registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channel will read as cleared (a low level). Pins configured as digital inputs, will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
- Note 2: Analog levels on any pin that is defined as a digital input (including the AN7:AN0 pins), may cause the input buffer to consume current that is out of the devices specification.

TABLE 13-1: TAD vs. DEVICE OPERATING FREQUENCIES, PIC16C71

AD Cloc	k Source (TAD)	Device Frequency								
Operation	ADCS1:ADCS0	20 MHz	16 MHz	4 MHz	1 MHz	333.33 kHz				
2Tosc	00	100 ns ⁽²⁾	125 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs	6 μs				
8Tosc	01	400 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs	8.0 µs	24 μs ⁽³⁾				
32Tosc	10	1.6 μs ⁽²⁾	2.0 μs	8.0 µs	32.0 μs ⁽³⁾	96 μs ⁽³⁾				
RC ⁽⁵⁾	11	2 - 6 μs ^(1,4)	2 - 6 μs ^(1,4)	2 - 6 μs ^(1,4)	2 - 6 μs ⁽¹⁾	2 - 6 μs ⁽¹⁾				

- Note 1: The RC source has a typical TAD time of 4 µs.
 - 2: These values violate the minimum required TAD time.
 - 3: For faster conversion times, the selection of another clock source is recommended.
 - 4: While in RC mode, with device frequency above 1 MHz, conversion accuracy is out of specification.
 - 5: For extended voltage devices (LC), please refer to Electrical Specifications section.

TABLE 13-2: TAD vs. DEVICE OPERATING FREQUENCIES, PIC16C710/711/72/73/73A/74/74A

AD Clock	Source (TAD)	Device Frequency							
Operation	ADCS1:ADCS0	20 MHz	5 MHz	1.25 MHz	333.33 kHz				
2Tosc	00	100 ns ⁽²⁾	400 ns ⁽²⁾	1.6 µs	6 μs				
8Tosc	01	400 ns ⁽²⁾	1.6 µs	6.4 μs	24 μs ⁽³⁾				
32Tosc	10	1.6 µs	6.4 μs	25.6 μs ⁽³⁾	96 μs ⁽³⁾				
RC ⁽⁵⁾	11	2 - 6 μs ^(1,4)	2 - 6 μs ^(1,4)	2 - 6 μs ^(1,4)	2 - 6 μs ⁽¹⁾				

- Note 1: The RC source has a typical TAD time of 4 µs.
 - 2: These values violate the minimum required TAD time.
 - 3: For faster conversion times, the selection of another clock source is recommended.
 - 4: While in RC mode, with device frequency above 1 MHz, conversion accuracy is out of specification.
 - 5: For extended voltage devices (LC), please refer to Electrical Specifications section.

13.4 A/D Conversions

Applicable Devices
710|71|711|72|73|73A|74|74A

Example 13-2 and Example 13-3 show how to perform an A/D conversion. The RA pins are configured as analog inputs. The analog reference (VREF) is the device VDD. The A/D interrupt is enabled, and the A/D conversion clock is FRC. The conversion is performed on the RAO channel.

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The ADRES register will NOT be updated with the partially completed A/D conversion sample. That is, the ADRES register will continue to contain the value of the last completed conversion (or the last value written to the ADRES register). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, an acquisition is automatically started on the selected channel.

EXAMPLE 13-2: DOING AN A/D CONVERSION (PIC16C710/71/711)

```
STATUS, RP0
    BSF
                                 ; Select Page 1
     CLRF
             ADCON1
                                 ; Configure A/D inputs
     BCF
             STATUS, RP0
                                 ; Select Page 0
    MOVLW
             0xC1
                                  ; RC Clock, A/D is on, Channel 0 is selected
    MOVWF
             ADCON0
             INTCON, ADIE
                                 ; Enable A/D Interrupt
    BSF
    BSF
             INTCON, GIE
                                 ; Enable all interrupts
  Ensure that the required sampling time for the selected input channel has elapsed.
;
  Then the conversion may be started.
     BSF
             ADCON0, GO
                                  ; Start A/D Conversion
                                  ; The ADIF bit will be set and the GO/DONE bit
                                  ; is cleared upon completion of the {\tt A}/{\tt D} Conversion.
```

EXAMPLE 13-3: DOING AN A/D CONVERSION (PIC16C72/73/73A/74/74A)

```
BSF
             STATUS, RP0
                                 ; Select Page 1
     CLRF
             ADCON1
                                 ; Configure A/D inputs
             PIE1, ADIE
                                ; Enable A/D interrupts
    BSF
             STATUS, RPO
                                ; Select Page 0
     BCF
    MOVLW
             0xC1
                                 ; RC Clock, A/D is on, Channel 0 is selected
     MOVWF
             ADCON0
    BCF
             PIR1, ADIF
                                 ; Clear A/D interrupt flag bit
             INTCON, PEIE
                                 ; Enable peripheral interrupts
    BSF
     BSF
             INTCON, GIE
                                 ; Enable all interrupts
  Ensure that the required sampling time for the selected input channel has elapsed.
;
  Then the conversion may be started.
     BSF
             ADCONO, GO
                                 ; Start A/D Conversion
                                 ; The ADIF bit will be set and the GO/DONE bit
       :
                                 ; is cleared upon completion of the A/D Conversion.
```

13.4.1 FASTER CONVERSION - LOWER RESOLUTION TRADE-OFF

Not all applications require a result with 8-bits of resolution, but may instead require a faster conversion time. The A/D module allows users to make the tradeoff of conversion speed to resolution. Regardless of the resolution required, the acquisition time is the same. To speed up the conversion, the clock source of the A/D module may be switched so that the TAD time violates the minimum specified time (see the applicable electrical specification). Once the TAD time violates the minimum specified time, all the following A/D result bits are not valid (see A/D Conversion Timing in the Electrical Specifications section.) The clock sources may only be switched between the three oscillator versions (cannot be switched from/to RC). The equation to determine the time before the oscillator can be switched is as follows:

Conversion time = $2TAD + N \cdot TAD + (8 - N)(2TOSC)$ Where: N = number of bits of resolution required. Since the TAD is based from the device oscillator, the user must use some method (a timer, software loop, etc.) to determine when the A/D oscillator may be changed. Example 13-4 shows a comparison of time required for a conversion with 4-bits of resolution, versus the 8-bit resolution conversion. The example is for devices operating at 20 MHz and 16 MHz (The A/D clock is programmed for 32Tosc), and assumes that immediately after 6TAD, the A/D clock is programmed for 2Tosc.

The 2Tosc violates the minimum TAD time since the last 4-bits will not be converted to correct values.

EXAMPLE 13-4: 4-BIT vs. 8-BIT CONVERSION TIMES

	- (200.)(1)	Reso	lution
	Freq. (MHz) ⁽¹⁾	4-bit	8-bit
TAD	20	1.6 μs	1.6 μs
	16	2.0 μs	2.0 μs
Tosc	20	50 ns	50 ns
	16	62.5 ns	62.5 ns
2TAD + N • TAD + (8 - N)(2TOSC)	20	10 μs	16 μs
	16	12.5 μs	20 μs

Note 1: The PIC16C71 has a minimum TAD time of 2.0 μs.
All other PIC16C7X devices have a minimum TAD time of 1.6 μs.

13.5 A/D Operation During Sleep

Applicable Devices

710 71 711 72 73 73A 74 74A

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed the GO/\overline{DONE} bit will be cleared, and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from SLEEP. If the A/D interrupt is not enabled, the A/D module will then be turned off, although the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note:

For the A/D module to operate in SLEEP, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To perform an A/D conversion in SLEEP, the GO/ \overline{DONE} bit must be set, followed by the SLEEP instruction.

13.6 A/D Accuracy/Error

Applicable Devices

710 71 711 72 73 73A 74 74A

The overall accuracy of the A/D is less than \pm 1 LSb for VDD = $5V \pm 10\%$ and the analog VREF = VDD. This overall accuracy includes offset error, full scale error, and integral error. The A/D converter is guaranteed to be monotonic. The resolution and accuracy may be less when either the analog reference (VDD) is less than 5.0V or when the analog reference (VREF) is less than VDD.

The maximum pin leakage current is \pm 5 μ A.

In systems where the device frequency is low, use of the A/D RC clock is preferred. At moderate to high frequencies, TAD should be derived from the device oscillator. TAD must not violate the minimum and should be $\leq 8~\mu s$ for preferred operation. This is because TAD, when derived from ToSC, is kept away from on-chip phase clock transitions. This reduces, to a large extent, the effects of digital switching noise. This is not possible with the RC derived clock. The loss of accuracy due to digital switching noise can be significant if many I/O pins are active.

In systems where the device will enter SLEEP mode after the start of the A/D conversion, the RC clock source selection is required. In this mode, the digital noise from the modules in SLEEP are stopped. This method gives high accuracy.

13.7 Effects of a RESET

Applicable Devices

710 71 711 72 73 73A 74 74A

A device reset forces all registers to their reset state. This forces the A/D module to be turned off, and any conversion is aborted. The value that is in the ADRES register is not modified for a Power-on Reset. The ADRES register will contain unknown data after a Power-on Reset.

13.8 Use of the CCP Trigger

Applicable Devices

710 71 711 72 73 73A 74 74A

Note: In the PIC16C72 the "special event trigger" is implemented in the CCP1 module.

An A/D conversion can be started by the "special event trigger" of the CCP2 module (CCP1 on the PIC16C72 only). This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion, and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving the ADRES to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 counter.

13.9 **Connection Considerations**

Applicable Devices 710 71 711 72 73 73A 74 74A

If the input voltage exceeds the rail values (Vss or VDD) by greater than 0.2V, then the accuracy of the conversion is out of specification.

Note: For the PIC16C710/71/711, care must be taken when using the RA0 pin in A/D conversions due to its proximity to the OSC1 pin.

An external RC filter is sometimes added for anti-aliasing of the input signal. The R component should be selected to ensure that the total source impedance is kept under the 10 k Ω recommended specification. Any external components connected (via hi-impedance) to an analog input pin (capacitor, zener diode, etc.) should have very little leakage current at the pin.

13.10 **Transfer Function**

Applicable Devices 710 71 711 72 73 73A 74 74A

The ideal transfer function of the A/D converter is as follows: the first transition occurs when the analog input voltage (VAIN) is 1 LSb (or Analog VREF / 256) (Figure 13-8).

FIGURE 13-8: A/D TRANSFER FUNCTION




FIGURE 13-9: FLOWCHART OF A/D OPERATION




TABLE 13-3: SUMMARY OF A/D REGISTERS, PIC16C710/71/711

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh/8Bh	INTCON	GIE	ADIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
89h	ADRES	A/D Res	ult Regist	er						xxxx xxxx	uuuu uuuu
08h	ADCON0	ADCS1	ADCS0	_	CHS1	CHS0	GO/DONE	ADIF	ADON	00-0 0000	00-0 0000
88h	ADCON1	_	_	_	_	_	_	PCFG1	PCFG0	00	00
05h	PORTA	_	_	_	RA4	RA3	RA2	RA1	RA0	x 0000	u 0000
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D conversion.

TABLE 13-4: SUMMARY OF A/D REGISTERS, PIC16C72

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	_	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
1Eh	ADRES	A/D Res	sult Regis	ter						xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0
9Fh	ADCON1	_		_	_	_	PCFG2	PCFG1	PCFG0	000	000
05h	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D conversion.

TABLE 13-5: SUMMARY OF A/D REGISTERS, PIC16C73/73A/74/74A

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
0Dh	PIR2	_	_	_	_	_	_	_	CCP2IF	0	0
8Dh	PIE2	_	_	_	_	_	_	_	CCP2IE	0	0
1Eh	ADRES	A/D Resu	ılt Registe	er						xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0
9Fh	ADCON1	_	_	_	_	_	PCFG2	PCFG1	PCFG0	000	000
05h	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
09h	PORTE	_	_		_	_	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	0000 -111	0000 -111

 $\label{eq:local_equation} \textbf{Legend:} \quad \textbf{x} = \textbf{unknown}, \ \textbf{u} = \textbf{unchanged}, \ \textbf{-} = \textbf{unimplemented read as '0'}. \ \textbf{Shaded cells are not used for A/D conversion}.$

Note 1: Bits PSPIE and PSPIF are reserved on the PIC6C73/73A, always maintain these bits clear.

14.0 SPECIAL FEATURES OF THE CPU

Applicable Devices
| 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A |

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real-time applications. The PIC16CXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- · Oscillator selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code protection
- ID locations
- · In-circuit serial programming

The PIC16CXX has a Watchdog Timer which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only,

designed to keep the part in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer Wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.


14.1 Configuration Bits

Applicable Devices
| 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A |

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

FIGURE 14-1: CONFIGURATION WORD FOR PIC16C71



© 1996 Microchip Technology Inc.

FIGURE 14-2: CONFIGURATION WORD FOR PIC16C710/711

CP0 BODEN CP0 PWRTE WDTE FOSC1 FOSC0 CP0 CP0 CP0 CP0 CP0 CP0 CP0 Register: **CONFIG** Address 2007h bit13 bit 13-7 CP0: Code protection bits (2) 5-4: 1 = Code protection off 0 = All memory is code protected, but 00h - 3Fh is writable BODEN: Brown-out Reset Enable bit (1) bit 6: 1 = BOR enabled 0 = BOR disabled PWRTE: Power-up Timer Enable bit (1) bit 3: 1 = PWRT disabled 0 = PWRT enabled WDTE: Watchdog Timer Enable bit bit 2: 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. 2: All of the CP0 bits have to be given the same value to enable the code protection scheme listed.

FIGURE 14-3: CONFIGURATION WORD FOR PIC16C73/74




FIGURE 14-4: CONFIGURATION WORD FOR PIC16C72/73A/74A

CP0 CP1 CP0 CP1 CP0 BODEN CP1 CP0 PWRTE WDTE FOSC1 FOSC0 Register: CONFIG Address 2007h bit13 bit 13-8 CP1:CP0: Code Protection bits (2) 5-4: 11 = Code protection off 10 = Upper half of program memory code protected 01 = Upper 3/4th of program memory code protected 00 = All memory is code protected Unimplemented: Read as '1' bit 7: BODEN: Brown-out Reset Enable bit (1) bit 6: 1 = BOR enabled 0 = BOR disabled**PWRTE**: Power-up Timer Enable bit (1) bit 3: 1 = PWRT disabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE.

2: All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.

Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled.

14.2 Oscillator Configurations

14.2.1 OSCILLATOR TYPES

The PIC16CXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

LP Low Power Crystal

XT Crystal/Resonator


HS High Speed Crystal/Resonator

RC Resistor/Capacitor

14.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 14-5). The PIC16CXX Oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 14-6).

FIGURE 14-5: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)



See Table 14-1, Table 14-2, Table 14-3 and Table 14-4 for recommended values of C1 and C2.

Note 1: A series resistor may be required for AT strip cut crystals.

2: For the PIC16C710/71/711 the buffer is on the OSC2 pin, all other devices have the buffer on the OSC1 pin.

FIGURE 14-6: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 14-1: CERAMIC RESONATORS PIC16C71

Ranges Tested:										
Mode	Freq	OSC1	OSC2							
XT	455 kHz	47 - 100 pF	47 - 100 pF							
	2.0 MHz	15 - 68 pF	15 - 68 pF							
	4.0 MHz	15 - 68 pF	15 - 68 pF							
HS	8.0 MHz	15 - 68 pF	15 - 68 pF							
	16.0 MHz	10 - 47 pF	10 - 47 pF							
the High tor b ues resc shou	ommended value ranges tested tab ner capacitance in out also increases are for design gui anator has its own uld consult the responsate values of the capacitance in	e. creases the state the start-up tindicate only. Sin characteristics conator manufa	ability of oscilla- ne. These val- ice each , the user cturer for							
455 kHz Panasonic EFO-A455K04B ± 0.3%										
2.0 MHz Murata Erie CSA2.00MG ± 0.5%										
4.0 MHz	Murata Erie C	SA4.00MG	± 0.5%							
8.0 MHz	Murata Erie C	TM00.8A8	± 0.5%							
16.0 MHz										

TABLE 14-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR FOR PIC16C71

All resonators used did not have built-in capacitors.

Mode	Freq	OSC1	OSC2
LP	32 kHz	33 - 68 pF	33 - 68 pF
	200 kHz	15 - 47 pF	15 - 47 pF
XT	100 kHz	47 - 100 pF	47 - 100 pF
	500 kHz	20 - 68 pF	20 - 68 pF
	1 MHz	15 - 68 pF	15 - 68 pF
	2 MHz	15 - 47 pF	15 - 47 pF
	4 MHz	15 - 33 pF	15 - 33 pF
HS	8 MHz	15 - 47 pF	15 - 47 pF
	20 MHz	15 - 47 pF	15 - 47 pF

Note: Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

TABLE 14-3: CERAMIC RESONATORS PIC16C710/711/72/73/73A/74/74A

Ranges Te	ested:						
Mode	Freq	OSC1	OSC2				
XT	455 kHz	68 - 100 pF	68 - 100 pF				
	2.0 MHz	15 - 68 pF	15 - 68 pF				
	4.0 MHz	15 - 68 pF	15 - 68 pF				
HS	8.0 MHz	10 - 68 pF	10 - 68 pF				
	16.0 MHz	10 - 22 pF 10 - 22 pF					
Higl lato valu reso sho	r but also increaties are for designator has its owuld consult the i	increases the sta uses the start-up to an guidance only. So yn characteristics, resonator manufactor of external compo	me. These Since each the user cturer for				
Resonato	rs Used:						
455 kHz	Panasonic E	FO-A455K04B	± 0.3%				
2.0 MHz	Murata Erie	CSA2.00MG	± 0.5%				
4.0 MHz	Murata Erie	CSA4.00MG	± 0.5%				
8.0 MHz	Murata Erie (CSA8.00MT	± 0.5%				
16.0 MHz	Murata Erie	CSA16.00MX	± 0.5%				
All reso	onators used did	d not have built-in	capacitors.				

TABLE 14-4: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR FOR PIC16C710/711/72/73/ 73A/74/74A

Mode	Freq	OSC1	OSC2
LP	32 kHz ⁽¹⁾	15 - 47 pF	15 - 47 pF
	200 kHz	15 - 33 pF	15 - 33 pF
XT	100 kHz	47 - 100 pF	47 - 100 pF
	500 kHz	20 - 68 pF	20 - 68 pF
	1 MHz	15 - 68 pF	15 - 68 pF
	2 MHz	15 - 47 pF	15 - 47 pF
	4 MHz	15 - 33 pF	15 - 33 pF
HS	8 MHz	15 - 47 pF	15 - 47 pF
	20 MHz	15 - 47 pF	15 - 47 pF

Note: Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

Note 1: For VDD > 4.5V, C1 = C2 \approx 30 pF is recommended.

14.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with series resonance, or one with parallel resonance.

Figure 14-7 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 14-7: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 14-8 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 k Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 14-8: EXTERNAL SERIES
RESONANT CRYSTAL
OSCILLATOR CIRCUIT



14.2.4 RC OSCILLATOR

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 14-9 shows how the R/C combination is connected to the PIC16CXX. For Rext values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g. 1 M Ω), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 3 k Ω and 100 k Ω .


Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See characterization data for desired device for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See characterization data for desired device for variation of oscillator frequency due to VDD for given Rext/ Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 3-5 for waveform).

FIGURE 14-9: RC OSCILLATOR MODE



14.3 Reset

Applicable Devices 710|71|711|72|73|73A|74|74A

The PIC16CXX differentiates between various kinds of reset:

- · Power-on Reset (POR)
- MCLR reset during normal operation
- MCLR reset during SLEEP
- · WDT Reset (normal operation)
- Brown-out Reset (BOR) (PIC16C710/711/72/73A/ 74A)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-on Reset (POR), on the $\overline{\text{MCLR}}$ and WDT Reset, on $\overline{\text{MCLR}}$ reset during SLEEP, and Brownout Reset (BOR). They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different reset situations as indicated in


Table 14-7 and Table 14-8. These bits are used in software to determine the nature of the reset. See Table 14-10 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 14-10.

The PIC16C710/711/72/73A/74A have a $\overline{\text{MCLR}}$ noise filter in the $\overline{\text{MCLR}}$ reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.

FIGURE 14-10: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



14.4 Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST), Brown-out Reset (BOR)

| Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A |

14.4.1 POWER-ON RESET (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.5V - 2.1V). To take advantage of the POR, just tie the \overline{MCLR} pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Electrical Specifications for details.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, ...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

For additional information, refer to Application Note AN607, "Power-up Trouble Shooting."

14.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only, from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature, and process variation. See DC parameters for details.

14.4.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.


The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

14.4.4 BROWN-OUT RESET (BOR)

Applicable Devices
710 71 711 72 73 73A 74 74A

A configuration bit, BODEN, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below 4.0V (3.8V - 4.2V range) for greater than parameter #35, the brown-out situation will reset the chip. A reset may not occur if VDD falls below 4.0V for less than parameter #35. The chip will remain in Brown-out Reset until VDD rises above BVDD. The Power-up Timer will now be invoked and will keep the chip in RESET an additional 72 ms. If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute a 72 ms time delay. The Power-up Timer should always be enabled when Brown-out Reset is enabled. Figure 14-11 shows typical brown-out situations.

FIGURE 14-11: BROWN-OUT SITUATIONS



14.4.5 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First PWRT time-out is invoked after the POR time delay has expired. Then OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 14-12, Figure 14-13, and Figure 14-14 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if \overline{MCLR} is kept low long enough, the time-outs will expire. Then bringing \overline{MCLR} high will begin execution immediately (Figure 14-13). This is useful for testing purposes or to synchronize more than one PIC16CXX device operating in parallel.

Table 14-9 shows the reset conditions for some special function registers, while Table 14-10 shows the reset conditions for all the registers.

14.4.6 POWER CONTROL/STATUS REGISTER (PCON)

Applicable Devices									
710	71	711	72	73	73A	74	74A		

The Power Control/Status Register, PCON has up to 2 bits, depending upon the device. Bit0 is not implemented on the PIC16C73 or PIC16C74.

Bit0 is Brown-out Reset Status bit, BOR. Bit BOR is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent resets to see if bit BOR cleared, indicating a BOR occurred. The BOR bit is a "Don't Care" bit and is not necessarily predictable if the Brown-out Reset circuitry is disabled (by clearing bit BODEN in the Configuration Word).

Bit1 is Power-on Reset Status bit POR. It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

TABLE 14-5: TIME-OUT IN VARIOUS SITUATIONS, PIC16C71/73/74

Oscillator Configuration	Powe	r-up	Wake-up from SLEEP
	PWRTE = 1	PWRTE = 0	
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	1024 Tosc
RC	72 ms	_	_

TABLE 14-6: TIME-OUT IN VARIOUS SITUATIONS, PIC16C710/711/72/73A/74A

Oscillator Configuration	Powe	r-up	Drown out	Wake-up from SLEEP		
	PWRTE = 0	PWRTE = 1	Brown-out			
XT, HS, LP	72 ms + 1024Tosc	2 ms + 1024Tosc 1024Tosc		1024Tosc		
RC	72 ms	_	72 ms	_		

TABLE 14-7: STATUS BITS AND THEIR SIGNIFICANCE, PIC16C71/73/74

POR ⁽¹⁾	TO	PD	
0	1	1	Power-on Reset
0	0	х	Illegal, TO is set on POR
0	x	0	Illegal, PD is set on POR
1	0	1	WDT Reset
1	0	0	WDT Wake-up
1	u	u	MCLR Reset during normal operation
1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

Legend: u = unchanged, x = unknown

Note 1: Bit POR is not implemented on the PIC16C71.

TABLE 14-8: STATUS BITS AND THEIR SIGNIFICANCE, PIC16C710/711/72/73A/74A

POR	BOR	TO	PD	
0	х	1	1	Power-on Reset
0	х	0	х	Illegal, TO is set on POR
0	х	х	0	Illegal, PD is set on POR
1	0	х	х	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

TABLE 14-9: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register PIC16C710/711	PCON Register PIC16C73/74	PCON Register PIC16C72/73A/74A
Power-on Reset	000h	0001 1xxx	0x	0-	0x
MCLR Reset during normal operation	000h	000u uuuu	uu	u-	uu
MCLR Reset during SLEEP	000h	0001 Ouuu	uu	u-	uu
WDT Reset	000h	0000 1uuu	uu	u-	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu	u-	uu
Brown-out Reset	000h	0001 1uuu	u0	N/A	u0
Interrupt wake-up from SLEEP	PC + 1 ⁽¹⁾	uuu1 0uuu	uu	u-	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 14-10: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register	Applicable Devices								Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt	
W	710	71	711	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu	
INDF	710	71	711	72	73	73A	74	74A	N/A	N/A	N/A	
TMR0	710	71	711	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PCL	710	71	711	72	73	73A	74	74A	0000h	0000h	PC + 1(2)	
STATUS	710	71	711	72	73	73A	74	74A	0001 1xxx	000q quuu (3)	uuuq quuu ⁽³⁾	
FSR	710	71	711	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTA	710	71	711	72	73	73A	74	74A	x 0000	u 0000	u uuuu	
PORIA	710	71	711	72	73	73A	74	74A	0x 0000	0u 0000	uu uuuu	
PORTB	710	71	711	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTC	710	71	711	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTD	710	71	711	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTE	710	71	711	72	73	73A	74	74A	xxx	uuu	uuu	
PCLATH	710	71	711	72	73	73A	74	74A	0 0000	0 0000	u uuuu	
INTCON	710	71	711	72	73	73A	74	74A	0000 000x	0000 000u	uuuu uuuu(1)	
	710	71	711	72	73	73A	74	74A	-0 0000	-0 0000	-u uuuu(1)	
PIR1	710	71	711	72	73	73A	74	74A	-000 0000	-000 0000	-uuu uuuu(1)	
	710	71	711	72	73	73A	74	74A	0000 0000	0000 0000	uuuu uuuu(1)	
PIR2	710	71	711	72	73	73A	74	74A	0	0	u(1)	
TMR1L	710	71	711	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TMR1H	710	71	711	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu	
T1CON	710	71	711	72	73	73A	74	74A	00 0000	uu uuuu	uu uuuu	

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', <math>q = value depends on condition Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

^{2:} When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

^{3:} See Table 14-9 for reset value for specific condition.

TABLE 14-10: INITIALIZATION CONDITIONS FOR ALL REGISTERS (Cont.'d)

Register	Applicable Devices					evices	5		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt
TMR2	710	71	711	72	73	73A	74	74A	0000 0000	0000 0000	uuuu uuuu
T2CON	710	71	711	72	73	73A	74	74A	-000 0000	-000 0000	-uuu uuuu
SSPBUF	710	71	711	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSPCON	710	71	711	72	73	73A	74	74A	0000 0000	0000 0000	uuuu uuuu
CCPR1L	710	71	711	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1H	710	71	711	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	710	71	711	72	73	73A	74	74A	00 0000	00 0000	uu uuuu
RCSTA	710	71	711	72	73	73A	74	74A	0000 -00x	0000 -00x	uuuu -uuu
TXREG	710	71	711	72	73	73A	74	74A	0000 0000	0000 0000	uuuu uuuu
RCREG	710	71	711	72	73	73A	74	74A	0000 0000	0000 0000	uuuu uuuu
CCPR2L	710	71	711	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR2H	710	71	711	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP2CON	710	71	711	72	73	73A	74	74A	0000 0000	0000 0000	uuuu uuuu
ADRES	710	71	711	72	73	73A	74	74A	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	710	71	711	72	73	73A	74	74A	00-0 0000	00-0 0000	uu-u uuuu
ADCONO	710	71	711	72	73	73A	74	74A	0000 00-0	0000 00-0	uuuu uu-u
OPTION	710	71	711	72	73	73A	74	74A	1111 1111	1111 1111	uuuu uuuu
TRISA	710	71	711	72	73	73A	74	74A	1 1111	1 1111	u uuuu
INIOA	710	71	711	72	73	73A	74	74A	11 1111	11 1111	uu uuuu
TRISB	710	71	711	72	73	73A	74	74A	1111 1111	1111 1111	uuuu uuuu
TRISC	710	71	711	72	73	73A	74	74A	1111 1111	1111 1111	uuuu uuuu
TRISD	710	71	711	72	73	73A	74	74A	1111 1111	1111 1111	uuuu uuuu
TRISE	710	71	711	72	73	73A	74	74A	0000 -111	0000 -111	uuuu -uuu
1	710	71	711	72	73	73A	74	74A	-0 0000	-0 0000	-u uuuu
PIE1	710	71	711	72	73	73A	74	74A	-000 0000	-000 0000	-uuu uuuu
ı	710	71	711	72	73	73A	74	74A	0000 0000	0000 0000	uuuu uuuu
PIE2	710	71	711	72	73	73A	74	74A	0	0	u
PCON	710	71	711	72	73	73A	74	74A	0-	u-	u-
FCON	710	71	711	72	73	73A	74	74A	0u	uu	uu
PR2	710	71	711	72	73	73A	74	74A	1111 1111	1111 1111	1111 1111
SSPADD	710	71	711	72	73	73A	74	74A	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	710	71	711	72	73	73A	74	74A	00 0000	00 0000	uu uuuu
TXSTA	710	71	711	72	73	73A	74	74A	0000 -010	0000 -010	uuuu -uuu
SPBRG	710	71	711	72	73	73A	74	74A	0000 0000	0000 0000	uuuu uuuu
ADCON1	710	71	711	72	73	73A	74	74A	00	00	uu
YDOONI	710	71	711	72	73	73A	74	74A	000	000	uuu

Legend: u = unchanged, x = unknown, -= unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

^{2:} When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

^{3:} See Table 14-9 for reset value for specific condition.

FIGURE 14-12: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1




FIGURE 14-13: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2




FIGURE 14-14: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)






FIGURE 14-15: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)




- Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: $R < 40 \text{ k}\Omega$ is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
 - 3: $R1 = 100\Omega$ to 1 k Ω will limit any current flowing into \overline{MCLR} from external capacitor C in the event of \overline{MCLR} /VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

FIGURE 14-16: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



- Note 1: This circuit will activate reset when VDD goes below (Vz + 0.7V) where Vz = Zener voltage.
 - 2: Internal brown-out detection on the PIC16C710/711/72/73A/74A should be disabled when using this circuit.
 - 3: Resistors should be adjusted for the characteristics of the transistor.

FIGURE 14-17: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



Note 1: This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

- 2: Internal brown-out detection on the PIC16C710/711/72/73A/74A should be disabled when using this circuit.
- 3: Resistors should be adjusted for the characteristics of the transistor.

14.5 Interrupts

Applicable Devices 710|71|711|72|73|73A|74|74A

The PIC16C7X family has up to 12 sources of interrupt:

Interrupt Sources			Applicable Devices						
External interrupt RB0/INT	710	71	711	72	73	73A	74	74A	
TMR0 overflow interrupt	710	71	711	72	73	73A	74	74A	
PORTB change interrupts (pins RB7:RB4)	710	71	711	72	73	73A	74	74A	
A/D Interrupt	710	71	711	72	73	73A	74	74A	
TMR1 overflow interrupt	710	71	711	72	73	73A	74	74A	
TMR2 matches period interrupt	710	71	711	72	73	73A	74	74A	
CCP1 interrupt	710	71	711	72	73	73A	74	74A	
CCP2 interrupt	710	71	711	72	73	73A	74	74A	
USART Receive	710	71	711	72	73	73A	74	74A	
USART Transmit	710	71	711	72	73	73A	74	74A	
Synchronous serial port interrupt	710	71	711	72	73	73A	74	74A	
Parallel slave port read/write interrupt	710	71	711	72	73	73A	74	74A	

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 14-22). The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

Note: For the PIC16C71/73/74

If an interrupt occurs while the Global Interrupt Enable (GIE) bit is being cleared, the GIE bit may unintentionally be re-enabled by the user's Interrupt Service Routine (the RETFIE instruction). The events that would cause this to occur are:

- An instruction clears the GIE bit while an interrupt is acknowledged.
- The program branches to the Interrupt vector and executes the Interrupt Service Routine.
- The Interrupt Service Routine completes with the execution of the RET-FIE instruction. This causes the GIE bit to be set (enables interrupts), and the program returns to the instruction after the one which was meant to disable interrupts.

Perform the following to ensure that interrupts are globally disabled:

LOOP BCF INTCON, GIE ; Disable global ; interrupt bit BTFSC INTCON, GIE ; Global interrupt ; disabled? GOTO LOOP ; NO, try again ; Yes, continue ; with program ; flow

FIGURE 14-18: INTERRUPT LOGIC FOR PIC16C710/71/711




FIGURE 14-19: INTERRUPT LOGIC FOR PIC16C72




FIGURE 14-20: INTERRUPT LOGIC FOR PIC16C73/73A




FIGURE 14-21: INTERRUPT LOGIC FOR PIC16C74/74A





FIGURE 14-22: INT PIN INTERRUPT TIMING



14.5.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if bit INTEDG (OPTION<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 14.8 for details on SLEEP mode.

14.5.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>). (Section 7.0)

14.5.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>). (Section 5.2)

Note: For the PIC16C71/73/74

if a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.

14.6 Context Saving During Interrupts

Applicable Devices

710 71 711 72 73 73A 74 74A

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt i.e., W register and STATUS register. This will have to be implemented in software.

Example 14-1 and Example 14-2 store and restore the STATUS and W registers. For PIC16C72/73/73A/74/74A, the register, W_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., if W_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1). For PIC16C710/71/711, the user register, STATUS_TEMP, must be defined in bank 0.

The example:

- a) Stores the W register.
- Stores the STATUS register in bank 0.
- c) Executes the ISR code.
- d) Restores the STATUS register (and bank select bit).
- e) Restores the W register.

EXAMPLE 14-1: SAVING STATUS AND W REGISTERS IN RAM (PIC16C710/71/711)

```
MOVWF
         W_TEMP
                           ; Copy W to TEMP register, could be bank one or zero
SWAPF
                           ;Swap status to be saved into W
         STATUS, W
MOVWF
         STATUS TEMP
                           ; Save status to bank zero STATUS TEMP register
:
:(ISR)
SWAPF
         STATUS_TEMP, W
                           ;Swap STATUS_TEMP register into W
                           ; (sets bank to original state)
MOVWF
         STATUS
                           ; Move W into STATUS register
                           ;Swap W_TEMP
SWAPF
         W_TEMP,F
                           ;Swap W_TEMP into W
SWAPF
         W_TEMP,W
```

EXAMPLE 14-2: SAVING STATUS AND W REGISTERS IN RAM (PIC16C72/73/73A/74/74A)

```
MOVWF
         W_TEMP
                           ;Copy W to TEMP register, could be bank one or zero
SWAPF
         STATUS, W
                           ;Swap status to be saved into W
BCF
         STATUS, RP0
                           ; Change to bank zero, regardless of current bank
         STATUS_TEMP
MOVWF
                           ; Save status to bank zero STATUS_TEMP register
:(ISR)
SWAPF
                           ;Swap STATUS_TEMP register into W
         STATUS_TEMP, W
                           ; (sets bank to original state)
MOVWF
                           ;Move W into STATUS register
         STATUS
SWAPF
         W_TEMP,F
                           ;Swap W_TEMP
SWAPF
         W_TEMP,W
                           ;Swap W_TEMP into W
```

14.7 Watchdog Timer (WDT)

Applicable Devices 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

The Watchdog Timer is as a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The WDT can be permanently disabled by clearing configuration bit WDTE (Section 14.1).

14.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a

prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

The TO bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

14.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken into account that under worst case conditions (VDD = Min., Temperature = Max., and max. WDT prescaler) it may take several seconds before a WDT time-out occurs.

Note: When the prescaler is assigned to the WDT, always execute a CLRWDT instruction before changing the prescale value, otherwise a WDT reset may occur.

FIGURE 14-23: WATCHDOG TIMER BLOCK DIAGRAM




FIGURE 14-24: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	(1)	BODEN ⁽¹⁾	CP1	CP0	PWRTE ⁽¹⁾	WDTE	FOSC1	FOSC0
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Figure 14-1, Figure 14-2, Figure 14-3, and Figure 14-4 for operation of these bits.

14.8 Power-down Mode (SLEEP)

Power-down mode is entered by executing a ${\tt SLEEP}$ instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit (STATUS<3>) is cleared, the \overline{TO} (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD, or Vss, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D, disable external clocks. Pull all I/O pins, that are hi-impedance inputs, high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

14.8.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- 1. External reset input on MCLR pin.
- Watchdog Timer Wake-up (if WDT was enabled).
- Interrupt from INT pin, RB port change, or some Peripheral Interrupts.

External $\overline{\text{MCLR}}$ Reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register can be used to determine the cause of device reset. The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from SLEEP:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. SSP (Start/Stop) bit detect interrupt.
- SSP transmit or receive in slave mode (SPI/ I²C).
- CCP capture mode interrupt.
- 5. Parallel Slave Port read or write.
- 6. A/D conversion (when A/D clock source is RC).
- 7. Special event trigger (Timer1 in asynchronous mode using an external clock).
- 8. USART TX or RX (synchronous slave mode).

Other peripherals can not generate interrupts since during SLEEP, no on-chip Q clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

14.8.2 WAKE-UP USING INTERRUPTS


When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake up from sleep . The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

FIGURE 14-25: WAKE-UP FROM SLEEP THROUGH INTERRUPT



Note 1: XT, HS or LP oscillator mode assumed.

- 2: Tost = 1024Tosc (drawing not to scale) This delay will not be there for RC osc mode.
- 3: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
- 4: CLKOUT is not available in these osc modes, but shown here for timing reference.

14.9 <u>Program Verification/Code Protection</u>

Applicable Devices
710 71 711 72 73 73 A 74 74 A

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: Microchip does not recommend code protecting windowed devices.

14.10 ID Locations

Applicable Devices 710 71 711 72 73 73A 74 74A

Four memory locations (2000h - 2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the 4 least significant bits of the ID location are used.

14.11 <u>In-Circuit Serial Programming</u>


Applicable Devices 710|71|711|72|73|73A|74|74A

PIC16CXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a program/verify mode by holding the RB6 and RB7 pins low while raising the $\overline{\text{MCLR}}$ (VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After reset, to place the device into programming/verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C6X/7X Programming Specifications (Literature #DS30228).

FIGURE 14-26: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



PIC16C7X

NOTES:

15.0 INSTRUCTION SET SUMMARY

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A |

Each PIC16CXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 15-2 lists byte-oriented, bit-oriented, and literal and control operations. Table 15-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 15-1: OPCODE FIELD DESCRIPTIONS

Field	Description			
f	Register file address (0x00 to 0x7F)			
W	Working register (accumulator)			
b	Bit address within an 8-bit file register			
k	Literal field, constant data or label			
х	Don't care location (= 0 or 1) The assembler will generate code with $x=0$. It is the recommended form of use for compatibility with all Microchip software tools.			
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1			
label	Label name			
TOS	Top of Stack			
PC	Program Counter			
PCLATH	Program Counter High Latch			
GIE	Global Interrupt Enable bit			
WDT	Watchdog Timer/Counter			
TO	Time-out bit			
PD	Power-down bit			
dest	Destination either the W register or the specified register file location			
[]	Options			
()	Contents			
\rightarrow	Assigned to			
<>	Register bit field			
€	In the set of			
italics	User defined term (font is courier)			

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μs . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μs .

Table 15-2 lists the instructions recognized by the MPASM assembler.

Figure 15-1 shows the three general formats that the instructions can have.


Note: To maintain upward compatibility with future PIC16CXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 15-1: GENERAL FORMAT FOR INSTRUCTIONS



15.1 <u>Special Function Registers as</u> Source/Destination

The PIC16C7X's orthogonal instruction set allows read and write of all file registers, including special function registers. There are some special situations the user should be aware of:

15.1.1 STATUS AS DESTINATION

If an instruction writes to STATUS, the Z, C and DC bits may be set or cleared as a result of the instruction and overwrite the original data bits written. For example, executing CLRF STATUS will clear register STATUS, and then set the Z bit leaving 0000 0100b in the register.

15.1.2 PCL AS SOURCE OR DESTINATION

Read, write or read-modify-write on PCL may have the following results:

Read PC: $PCL \rightarrow dest$ Write PCL: $PCLATH \rightarrow PCH$:

8-bit destination value → PCL

Read-Modify-Write: PCL→ ALU operand

 $\begin{array}{l} \mathsf{PCLATH} \to \mathsf{PCH}; \\ \mathsf{8-bit} \ \mathsf{result} \to \ \mathsf{PCL} \end{array}$

Where PCH = program counter high byte (not an addressable register), PCLATH = Program counter high holding latch, dest = destination, WREG or f.

15.1.3 BIT MANIPULATION

All bit manipulation instructions are done by first reading the entire register, operating on the selected bit and writing the result back (read-modify-write). The user should keep this in mind when operating on special function registers, such as ports.

TABLE 15-2: PIC16CXX INSTRUCTION SET

Mnemonic, Operands		Description		14-Bit Opcode			Status	Notes	
				MSb			LSb	Affected	
BYTE-ORIE	BYTE-ORIENTED FILE REGISTER OPERATIONS								
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIENT	ED FIL	E REGISTER OPERATIONS							
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb		ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL A	ND CO	NTROL OPERATIONS		•					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	
NI-1- 4- M		1/0		L	. \ (1				

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

15.2 **Instruction Descriptions**

ADDLW	Add Literal and W						
Syntax:	[label] ADDLW k						
Operands:	$0 \leq k \leq 255$						
Operation:	$(W) + k \to (W)$						
Status Affected:	C, DC, Z						
Encoding:	11	111x	kkkk	kkkk			
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.						
Words:	1						
Cycles:	1						
Example	ADDLW	0x15					
	Before Inst W After Instru W	/ = uction	0x10 0x25				

ANDLW	And Literal with W						
Syntax:	[label] ANDLW k						
Operands:	$0 \le k \le 255$						
Operation:	(W) .AND. (k) \rightarrow (W)						
Status Affected:	Z						
Encoding:	11 1001 kkkk kkkk						
Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.						
Words:	1						
Cycles:	1						
Example	ANDLW 0x5F						
	Before Instruction W = 0xA3 After Instruction W = 0x03						

ADDWF	Add W a	nd f				
Syntax:	[label] ADDWF f,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	$(W) + (f) \rightarrow (dest)$					
Status Affected:	C, DC, Z					
Encoding:	0.0	0111	dfff	ffff		
Description:	Add the co with regist stored in the result is stored	er 'f'. If 'd' ne W regi	is 0 the re ster. If 'd' is	sult is s 1 the		
Words:	1					
Cycles:	1					
Example	ADDWF	FSR,	0			
		W = FSR =	0x17 0xC2			
	After Inst	ruction W =	0xD9			

0xC2

FSR =

ANDWF	AND W with f				
Syntax:	[label] ANDWF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	(W) .AND. (f) \rightarrow (dest)				
Status Affected:	Z				
Encoding:	00 0101 dfff ffff				
Description:	AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example	ANDWF FSR, 1				
	Before Instruction $W = 0x17$ $FSR = 0xC2$ After Instruction				
	W = 0x17				

FSR = 0x02

BCF	Bit Clear	f			
Syntax:	[label] BCF f,b				
Operands:	$0 \le f \le 127$ $0 \le b \le 7$				
Operation:	$0 \rightarrow (f < b >)$				
Status Affected:	None				
Encoding:	01 00bb bfff fff:				
Description:	Bit 'b' in re	gister 'f' is	s cleared.		
Words:	1				
Cycles:	1				
Example	BCF FLAG_REG, 7				
	Before Instruction FLAG_REG = 0xC7 After Instruction FLAG_REG = 0x47				

BTFSC	Bit Test, Skip if Clear				
Syntax:	[label] E	BTFSC f,b)		
Operands:	$0 \le f \le 127$ $0 \le b \le 7$				
Operation:	skip if (f<	b > 0 = 0			
Status Affected:	None				
Encoding:	01	10bb	bfff	ffff	
Description:	If bit 'b' in register 'f' is '0' then the next instruction is skipped. If bit 'b' is '0' then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a 2 cycle instruction.				
Words:	1				
Cycles:	1(2)				
Example	HERE FALSE TRUE	BTFSC GOTO • •	FLAG,1 PROCESS_	_CODE	
	Before Instruction PC = address HER				
	After Inst	ruction if FLAG<1> PC = 6 if FLAG<1>	·= 0, address T	RUE	

BSF	Bit Set f					
Syntax:	[label] E	[label] BSF f,b				
Operands:	$0 \le f \le 127$ $0 \le b \le 7$					
Operation:	$1 \rightarrow (f < b)$	>)				
Status Affected:	None					
Encoding:	01 01bb bfff ffff					
Description:	Bit 'b' in register 'f' is set.					
Words:	1					
Cycles:	1					
Example	BSF	FLAG_I	REG, 7			
	Before Instruction FLAG_REG = 0x0A					
	After Instruction					

 $FLAG_REG = 0x8A$

BTFSS	Bit Test f, Skip if Set					
Syntax:	[label] B	[label] BTFSS f,b				
Operands:	$0 \le f \le 127$ $0 \le b < 7$					
Operation:	skip if (f<	b>) = 1				
Status Affected:	None					
Encoding:	01	11bb	bfff	ffff		
Description:	If bit 'b' in register 'f' is '1' then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a 2 cycle instruction.					
Words:	1					
Cycles:	1(2)					
Example	HERE FALSE TRUE		FLAG,1 PROCESS_	_CODE		
	Before Instruction PC = address HERE					
	After Inst	ruction if FLAG<1>	· = 0, address F · = 1,	ALSE		

CLRF	Clear f				
Syntax:	[label] CLRF f				
Operands:	$0 \le f \le 127$				
Operation:	$00h \rightarrow (f)$ $1 \rightarrow Z$				
Status Affected:	Z				
Encoding:	00 0001 1fff ffff				
Description:	The contents of register 'f' are cleared and the Z bit is set.				
Words:	1				
Cycles:	1				
Example	CLRF FLAG_REG				
	Before Instruction FLAG REG = 0x5A				
	After Instruction				
	$FLAG_REG = 0x00$ $Z = 1$				

CALL	Call Subroutine			
Syntax:	[label] CALL k			
Operands:	$0 \leq k \leq 2047$			
Operation:	(PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>			
Status Affected:	None			
Encoding:	10 0kkk kkkk kkkk			
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two cycle instruction.			
Words:	1			
Cycles:	2			
Example	HERE CALL THERE			
	Before Instruction PC = Address HERE After Instruction PC = Address THERE TOS = Address HERE+1			

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$00h \rightarrow (W)$ $1 \rightarrow Z$
Status Affected:	Z
Encoding:	00 0001 0xxx xxxx
Description:	W register is cleared. Zero bit (Z) is set.
Words:	1
Cycles:	1
Example	CLRW
	Before Instruction $W = 0x5A$ After Instruction $W = 0x00$ $Z = 1$

CLRWDT	Clear Wa	atchdog '	Timer		
Syntax:	[label] CLRWDT				
Operands:	None				
Operation:	00h → WDT 0 → WDT prescaler, 1 → $\overline{\text{TO}}$ 1 → $\overline{\text{PD}}$				
Status Affected:	TO, PD				
Encoding:	00	0000	0110	0100	
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.				
Words:	1				
Cycles:	1				
Example	CLRWDT				
	Before Instruction WDT counter = ? After Instruction WDT counter = 0x00				
		WDT cou		0x00 0	
		TO	=	1	
		PD	=	1	

DECF	Decrement f				
Syntax:	[label] DECF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	(f) - 1 \rightarrow (dest)				
Status Affected:	Z				
Encoding:	00 001	1	df	ff	ffff
Description:	Decrement regis result is stored ir is 1 the result is s 'f'.	ter th tor	'f'. If le W red b	'd' is (regist ack in	0 the er. If 'd' register
Words:	1				
Cycles:	1				
Example	DECF CNT	,	1		
	Before Instruct CNT	ior) =	0x01	1
	Z After Instructio	_	=	0	
	CNT	11	=	0x00)
	Z		=	1	

COMF	Complement f				
Syntax:	[label] COMF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	$(\overline{f}) o (dest)$				
Status Affected:	Z				
Encoding:	00 1001 dfff ffff				
Description:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example	COMF REG1,0				
	Before Instruction REG1 = 0x13 After Instruction REG1 = 0x13 W = 0xEC				

DECFSZ	Decrement f, Skip if 0			
Syntax:	[label] DECFSZ f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$			
Operation:	(f) - 1 \rightarrow (dest); skip if result = 0			
Status Affected:	None			
Encoding:	00 1011 dfff ffff			
Description:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.			
Words:	1			
Cycles:	1(2)			
Example	HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • •			
	Before Instruction PC = address HERE After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE if CNT ≠ 0,			

PC = address HERE+1

GOTO	Unconditional Branch			
Syntax:	[label]	GOTO	k	
Operands:	$0 \le k \le 20$	047		
Operation:	$\begin{array}{l} k \rightarrow PC < 10:0 > \\ PCLATH < 4:3 > \rightarrow PC < 12:11 > \end{array}$			
Status Affected:	None			
Encoding:	10	1kkk	kkkk	kkkk
Description:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two cycle instruction.			
Words:	1			
Cycles:	2			
Example	GOTO T	HERE		
	After Inst	ruction PC =	Address	THERE

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (dest), skip if result = 0
Status Affected:	None
Encoding:	00 1111 dfff ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.
Words:	1
Cycles:	1(2)
Example	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE • •
	Before Instruction PC = address HERE After Instruction CNT = CNT + 1 if CNT= 0, PC = address CONTINUE if CNT≠ 0, PC = address HERE +1

INCF	Increme	nt f		
Syntax:	[label]	INCF 1	f,d	
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27		
Operation:	(f) + 1 \rightarrow	(dest)		
Status Affected:	Z			
Encoding:	00	1010	dfff	ffff
Description:	The conte mented. If in the W re placed back	'd' is 0 th egister. If	e result 'd' is 1 t	
Words:	1			
Cycles:	1			
Example	INCF	CNT,	1	
	After Inst	CNT Z	= 0	xFF x00

IORLW	Inclusive OR Literal with W
Syntax:	[label] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Encoding:	11 1000 kkkk kkkk
Description:	The contents of the W register is OR'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example	IORLW 0x35
	Before Instruction W = 0x9A After Instruction W = 0xBF Z = 1

[label]	IORWF	f,d		
$0 \le f \le 12$ $d \in [0,1]$	27			
(W) .OR.	$(f) \rightarrow (de$	est)		
Z				
00	0100	dfi	f	ffff
ter 'f'. If 'd' the W regi	is 0 the r ster. If 'd'	esult is 1 tl	is plad ne res	ced in
1				
1				
IORWF		RESU	JLT,	0
After Inst	RESULT W ruction RESULT W	=	0x91	
	$0 \le f \le 12$ $d \in [0,1]$ (W) .OR. Z 00 Inclusive C ter 'f'. If 'd' the W regiplaced back 1 1 IORWF Before In	$0 \le f \le 127$ $d \in [0,1]$ $(W) .OR. (f) \rightarrow (degree for each of the Weight of the Weigh$	$0 \le f \le 127$ $d \in [0,1]$ $(W) .OR. (f) \rightarrow (dest)$ Z 00 0100 dff Inclusive OR the W register 'f'. If 'd' is 0 the result the W register. If 'd' is 1 the W register 'f'. If 'Description and the W register 'f'. If 'Compared to the W register 'Compared	$0 \le f \le 127$ $d \in [0,1]$ $(W) .OR. (f) \rightarrow (dest)$ Z 00 0100 dfff Inclusive OR the W register with the Y-register if id is 0 the result is placed by the W-register if id is 1 the result in the W-register if id is 1 the result in the W-register if id is 1 the result in the W-register if id is 1 the result in the W-register if id is 1 the result in the W-register if id is 1 the result in the W-register if id is 1 the result in the W-register if id is 1 the result in the W-register in

MOVF	Move f		
Syntax:	[label] MOVF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	$(f) \rightarrow (\text{dest})$		
Status Affected:	Z		
Encoding:	00 1000 dfff	ffff	
Description:	The contents of register f is not a destination dependant upon tus of d. If $d = 0$, destination i ister. If $d = 1$, the destination register f itself. $d = 1$ is useful file register since status flaguaffected.	n the sta- s W reg- is file to test a	
Words:	1		
Cycles:	1		
Example	MOVF FSR, 0		
	After Instruction W = value in FSR Z = 1	register	

MOVLW	Move Literal to W			
Syntax:	[label]	MOVLW	/ k	
Operands:	$0 \le k \le 25$	55		
Operation:	$k \to (W)$			
Status Affected:	None			
Encoding:	11	00xx	kkkk	kkkk
Description:	The eight register. The as 0's.		k' is loaded ares will as	
Words:	1			
Cycles:	1			
Example	MOVLW	0x5A		
	After Inst	ruction W =	0x5A	

MOVWF	Move W to f
Syntax:	[label] MOVWF f
Operands:	$0 \le f \le 127$
Operation:	(W) o (f)
Status Affected:	None
Encoding:	00 0000 1fff ffff
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example	MOVWF OPTION
	Before Instruction OPTION = 0xFF W = 0x4F After Instruction OPTION = 0x4F W = 0x4F

NOP	No Oper	ation		
Syntax:	[label]	NOP		
Operands:	None			
Operation:	No opera	ition		
Status Affected:	None			
Encoding:	00	0000	0xx0	0000
Description:	No operat	ion.		
Words:	1			
Cycles:	1			
Example	NOP			

RETFIE	Return fi	rom Inte	rrupt	
Syntax:	[label]	RETFIE		
Operands:	None			
Operation:	$TOS \to F$ $1 \to GIE$	PC,		
Status Affected:	None			
Encoding:	00	0000	0000	1001
Description:	Return from and Top of the PC. Int ting Globa (INTCON-	Stack (To errupts a I Interrupt (7>). This	OS) is load re enabled : Enable bi	ded in by set- t, GIE
Words:	1			
Cycles:	2			
Example	RETFIE			
		rrupt PC = GIE =	TOS 1	

OPTION	Load Op	tion Reç	gister	
Syntax:	[label]	OPTION	1	
Operands:	None			
Operation:	$(W) \rightarrow Ol$	PTION		
Status Affected:	None			
Encoding:	0.0	0000	0110	0010
Words: Cycles:	The contel loaded in to instruction patibility which since OPT register, the it.	he OPTIO is suppo ith PIC16 TION is a	DN registe rted for co C5X produ readable/v	r. This de com- ucts. vritable
Example		re PIC16	rd compa CXX production.	•

RETLW	Return with Literal in W		
Syntax:	[label] RETLW k		
Operands:	$0 \le k \le 255$		
Operation:	$\begin{array}{l} k \rightarrow (W); \\ TOS \rightarrow PC \end{array}$		
Status Affected:	None		
Encoding:	11 01xx kkkk kkkk		
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.		
Words:	1		
Cycles:	2		
Example	CALL TABLE ;W contains table ;offset value . ;W now has table value .		
TABLE	ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; RETLW kn ; End of table		
	Before Instruction		
	W = 0x07		
	After Instruction W = value of k8		

RETURN Return from Subroutine RETURN Syntax: [label] Operands: None $TOS \rightarrow PC$ Operation: Status Affected: None Encoding: 0000 0000 1000 Return from subroutine. The stack is Description: POPed and the top of the stack (TOS) is loaded into the program counter. This is a two cycle instruction. 1 Words: Cycles: 2 Example RETURN After Interrupt TOS PC =

RRF Rotate Right f through Carry RRF f,d Syntax: [label] $0 \le f \le 127$ Operands: $d \in [0,1]$ See description below Operation: Status Affected: С 00 1100 dfff ffff Encoding: The contents of register 'f' are rotated Description: one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. Register f Words: 1 Cycles: 1 Example RRF REG1,0 Before Instruction REG1 1110 0110 0 After Instruction REG1 1110 0110 W 0111 0011 С

RLF Rotate Left f through Carry Syntax: RLF [label] Operands: $0 \le f \le 127$ $d \in [0,1]$ Operation: See description below Status Affected: С 1101 dfff Encoding: 00 ffff Description: The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'. Register f Words: 1 Cycles: 1 Example RLF REG1,0 Before Instruction REG1 1110 0110 С 0 After Instruction REG1 1110 0110 W 1100 1100 С 1

SLEEP Syntax: [label] SLEEP Operands: None $00h \rightarrow WDT$, Operation: $0 \rightarrow WDT$ prescaler, $1 \rightarrow \overline{TO}$ $0 \rightarrow \overline{PD}$ TO, PD Status Affected: Encoding: 0000 0110 0011 The power-down status bit, \overline{PD} is Description: cleared. Time-out status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See Section 14.8 for more details. Words: 1 Cycles: 1 Example: SLEEP

SUBLW	Subtract W from Literal	SUBWF	Subtract W from f
Syntax:	[label] SUBLW k	Syntax:	[label] SUBWF f,d
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 127$
Operation:	$k - (W) \rightarrow (W)$		d ∈ [0,1]
Status	C, DC, Z	Operation:	(f) - (W) \rightarrow (dest)
Affected:		Status	C, DC, Z
Encoding:	11 110x kkkk kkkk	Affected:	00 0010 1555 5555
Description:	The W register is subtracted (2's complement method) from the eight bit literal	Encoding: Description:	Subtract (2's complement method) W reg-
	'k'. The result is placed in the W register.	Description.	ister from register 'f'. If 'd' is 0 the result is
Words:	1		stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
Cycles:	1	Words:	1
Example 1:	SUBLW 0x02	Cycles:	1
	Before Instruction	Example 1:	SUBWF REG1,1
	W = 1 C = ?		Before Instruction
	After Instruction		REG1 = 3
	W = 1		W = 2 C = ?
	C = 1; result is positive		After Instruction
Example 2:	Before Instruction		REG1 = 1
	W = 2		W = 2
	C = ?		C = 1; result is positive
	After Instruction	Example 2:	Before Instruction
	W = 0 C = 1; result is zero		REG1 = 2 W = 2
Example 3:	Before Instruction		C = ?
•	W = 3		After Instruction
	C = ?		REG1 = 0
	After Instruction		W = 2 C = 1; result is zero
	W = 0xFF C = 0; result is nega-	Example 3:	Before Instruction
	tive	·	REG1 = 1
			W = 2 C = ?
			After Instruction
			REG1 = 0xFF
			W = 2
			C = 0; result is negative

SWAPF	Swap Ni	bbles in	f		
Syntax:	[label]	SWAPF	f,d		
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27			
Operation:	(f<3:0>) - (f<7:4>) -		-		
Status Affected:	None				
Encoding:	00	1110	dff	f	ffff
Description:	The upper ter 'f' are e result is pl the result	exchanged aced in W	. If 'd' registe	is 0 t er. If '	he d' is 1
Words:	1				
Cycles:	1				
Example	SWAPF	REG,	0		
	Before In	struction			
		REG1	=	0xA5	5
	After Inst	ruction			
		REG1 W	= =	0xA5 0x5 <i>A</i>	

Exclusive OR Literal with W
[label] XORLW k
$0 \le k \le 255$
(W) .XOR. $k \rightarrow (W)$
Z
11 1010 kkkk kkkk
The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.
1
1
XORLW 0xAF
Before Instruction
W = 0xB5
After Instruction
W = 0x1A

TRIS	Load TRIS Register							
Syntax:	[label] TRIS f							
Operands:	$5 \le f \le 7$							
Operation:	(W) \rightarrow TRIS register f;							
Status Affected:	None							
Encoding:	00 0000 0110 Offf							
Description:	The instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.							
Words:	1							
Cycles:	1							
Example								
	To maintain upward compatibility with future PIC16CXX products, do not use this instruction.							

XORWF	Exclusiv	e OR W	with	f				
Syntax:	[label]	XORWF	f,d					
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27						
Operation:	(W) .XOF	R. (f) \rightarrow (c	dest)					
Status Affected:	Z							
Encoding:	0.0	0110	dff	f ffff				
Description:		th registe ored in th	r 'f'. If ' e W re					
Words:	1							
Cycles:	1							
Example	XORWF	REG	1					
	Before In	struction						
	$ \begin{array}{rcl} REG & = & 0xAF \\ W & = & 0xB5 \end{array} $							
	After Inst	ruction						
		REG W	=	0x1A 0xB5				

16.0 DEVELOPMENT SUPPORT

16.1 <u>Development Tools</u>

The PIC16/17 microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE® II Universal Programmer
- PICSTART® Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB-SIM Software Simulator
- MPLAB-C (C Compiler)
- Fuzzy logic development system (fuzzyTECH[®]–MP)

16.2 PICMASTER: High Performance Universal In-Circuit Emulator with MPLAB IDE

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX and PIC17CXX families. PICMASTER is supplied with the MPLAB™ Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new Microchip microcontrollers.

The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows® 3.x environment were chosen to best make these features available to you, the end user.

A CE compliant version of PICMASTER is available for European Union (EU) countries.

16.3 <u>ICEPIC: Low-cost PIC16CXXX</u> In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 286-AT[®] through Pentium™ based machines under Windows 3.x environment. ICEPIC features real time, non-intrusive emulation.

16.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC16C5X, PIC16CXXX, PIC17CXX and PIC14000 devices. It can also set configuration and code-protect bits in this mode.

16.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923 and PIC16C924 may be supported with an adapter socket.

16.6 <u>PICDEM-1 Low-Cost PIC16/17</u> Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-16B programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

16.7 <u>PICDEM-2 Low-Cost PIC16CXX</u> Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-16C, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

16.8 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features

include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals. PICDEM-3 will be available in the 3rd quarter of 1996.

16.9 MPLAB Integrated Development Environment Software

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- · A full featured editor
- · Three operating modes
 - editor
 - emulator
 - simulator
- A project manager
- · Customizable tool bar and key mapping
- · A status bar with project information
- · Extensive on-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC16/17 tools (automatically updates all project information)
- · Debug using:
 - source files
 - absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- · Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

16.10 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PC-hosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

MPASM allow full symbolic debugging from the Microchip Universal Emulator System (PICMASTER).

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- · Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PIC16/17. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

16.11 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

16.12 C Compiler (MPLAB-C)

The MPLAB-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display (PICMASTER emulator software versions 1.13 and later).

16.13 <u>Fuzzy Logic Development System</u> (fuzzyTECH-MP)

fuzzyTECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, fuzzyTECH-MP, edition for implementing more complex systems.

Both versions include Microchip's *fuzzy*LAB™ demonstration board for hands-on experience with fuzzy logic systems implementation.

16.14 <u>MP-DriveWay™ – Application Code</u> Generator

MP-DriveWay is an easy-to-use Windows-based Application Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PIC16/17 device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Microchip's MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.

16.15 <u>SEEVAL® Evaluation and</u> <u>Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials™ and secure serials. The Total Endurance™ Disk is included to aid in trade-off analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

16.16 <u>TrueGauge[®] Intelligent Battery</u> Management

The TrueGauge development tool supports system development with the MTA11200B TrueGauge Intelligent Battery Management IC. System design verification can be accomplished before hardware prototypes are built. User interface is graphically-oriented and measured data can be saved in a file for exporting to Microsoft Excel.

16.17 <u>Keeloq® Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.


TABLE 16-1: DEVELOPMENT TOOLS FROM MICROCHIP

PICSTART® Lite PICSTART® Plus Ultra Low-Cost Low-Cost Dev. Kit Universal Dev. Kit	— DV003001	— DV003001	DV162003 DV003001	DV003001	DV162003 DV003001	DV162002 DV003001	DV162003 DV003001	DV162002 DV003001	DV162002 DV003001	DV162003 DV003001	DV162003 DV003001	DV162002 DV003001	DV162003 DV003001	DV162003 DV003001	DV162003 DV003001	DV003001	— DV003001	***All PICMASTER and PICMASTER-CE ordering part numbers above include PRO MATE II programmer ****PRO MATE socket modules are ordered separately. See development systems ordering guide for specific ordering part numbers	Hopping Code Security Eval/Demo Kit	N/A	_
PIC ****PRO MATE™ Cost II Universal Cuit Microchip ator Programmer	DV007003	– DV007003	7201 DV007003	DV007003	7205 DV007003	7203 DV007003	7202 DV007003	7204 DV007003	DV007003	7205 DV007003	DV007003	– DV007003	– DV007003	7206 DV007003	– DV007003	- DV007003	– DV007003	:MASTER-CE ordering ner es are ordered separa fic ordering part numbe	/ Programmer Kit		
PICMASTER.©/ PICMASTER.CE Low-Cost In-Circuit In-Circuit Emulator Emulator	EM167015/ EM167101	EM147001/ EM147101	EM167015/ EM167201 EM167101	EM167033/ EM167113	EM167021/ EM167205 N/A	EM167025/ EM167203 EM167103	EM167023/ EM167202 EM167109	EM167025/ EM167204 EM167103	EM167035/ EM167105	EM167027/ EM167205 EM167105	EM167027/ EM167105	EM167025/ EM167103	EM167029/ EM167107	EM167029/ EM167206 EM167107	EM167029/ EM167107	EM167031/ EM167111	EM177007/ EM177107	***All PICMASTER and PICMASTER-CE ordering pa PRO MATE II programmer ***PRO MATE socket modules are ordered separately ordering guide for specific ordering part numbers	Hopping Code Security Programmer Kit	N/A	
fuzzyTECH®-MP * Explorer/Edition Fuzzy Logic Dev. Tool	I	I	DV005001/ DV005002	DV005001/ DV005002	DV005001/ DV005002	DV005001/ DV005002	DV005001/ DV005002	DV005001/ DV005002	I	DV005001/ DV005002	DV005001/ DV005002	I	DV005001/ DV005002	DV005001/ DV005002	DV005001/ DV005002	DV005001/ DV005002	DV005001/ DV005002		SEEVAL® Designers Kit	DV243001	
MP-DriveWay Applications Code Generator	1	I	SW006006	1	SW006006	SW006006	SW006006	SW006006		SW006006	SW006006	SW006006	SW006006	SW006006	SW006006	SW006006	SW006006	MPLAB-SIM Si	ıt Kit		
MPLAB™ C Compiler	SW006005	SW006005	SW006005	SW006005	SW006005	SW006005	SW006005	SW006005	SW006005	SW006005	SW006005	SW006005	SW006005	SW006005	SW006005	SW006005	SW006005	ability date nment includes	TRUEGAUGE® Developmer	N/A	
** MPLAB™ Integrated Development Environment	SW007002	SW007002	SW007002	SW007002	SW007002	SW007002	SW007002	SW007002	SW007002	SW007002	SW007002	SW007002	SW007002	SW007002	SW007002	SW007002	SW007002	hnology for availa elopment Enviror	TRUEGAUGE		
Product	PIC12C508, 509	PIC14000	PIC16C52, 54, 54A, 55, 56, 57, 58A	PIC16C554, 556, 558	PIC16C61	PIC16C62, 62A, 64, 64A	PIC16C620, 621, 622	PIC16C63, 65, 65A, 73, 73A, 74, 74A	PIC16C642, 662*	PIC16C71	PIC16C710, 711	PIC16C72	PIC16F83	PIC16C84	PIC16F84	PIC16C923, 924*	PIC17C42, 42A, 43, 44	*Contact Microchip Technology for availability date **MPLAB Integrated Development Environment includes MPLAB-SIM Simulator and MPASM Assembler	Product	All 2 wire and 3 wire Serial EEPROM's	

17.0 ELECTRICAL CHARACTERISTICS FOR PIC16C710 AND PIC16C711

Absolute Maximum Ratings †
Ambient temperature under bias
Storage temperature
Voltage on any pin with respect to Vss (except VDD and MCLR)0.3∀ to (VDD + 0.3V)
Voltage on VDD with respect to Vss
Voltage on MCLR with respect to Vss (Note 2)
Total power dissipation (Note 1)
Maximum current out of Vss pin
Maximum current into VDD pin250 mA
Input clamp current, lik (VI < 0 or VI > VDD)±20 mA
Output clamp current, lok (Vo < 0 or Vo > VDD)±20 mA
Maximum output current sunk by any I/O pin
Maximum output current sourced by any I/O pin
Maximum current sunk by PORTA
Maximum current sourced by PORTA
Maximum current sunk by PORTB
Maximum current sourced by PORTB
Note 1: Power dissipation is calculated as follows: Pdis \neq VDD x {IDD - \sum IOH} + \sum {(VDD - VOH) x IOH} + \sum (VOI x IOL)
Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



this pin directly to Vss.

TABLE 17-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc		PIC16C710-04 PIC16C711-04		PIC16C718-10 PIC16C7(11-18		PIC16C710-20 PIC16C711-20		PIC16LC710-04 PIC16LC711-04		PIC16C710/JW PIC16C711/JW
	VDD:	4.0V to 6.0V	VpD:	4.5V to 5,5V	Voj.	a: 4.5V to 5.5V	VpD:	3.0V to 6.0V	VpD:	4.0V to 6.0V
٥	<u></u>	5 mA max. at 5.5V	<u>-0</u>	2.7 mA typ. at 5.5V	<u>8</u>	. 2.7 mA typ. at 5.5V	<u>.ga</u>	2.0 mA typ. at 3.0V	<u></u>	5 mA max. at 5.5V
2	PD:	21 µA max. at 4V	<u> PD:</u>	1.5 µA typ. at 4V//	<u> </u>	: 1.5 μĄ typ. at 4V	<u>PD:</u>	0.9 µA typ. at 3V	PD:	21 µA max. at 4V
	Freq:		Fred	4	Freq:	q: 4 MHz max.	Freq:		Freq:	
	VDD:	4.0V to 6.0V	:day	4.5V to 5.5V	:day	D: 4.5V/605.5W	Vpp:	3.0V to 6.0V	VpD:	4.0V to 6.0V
<u>}</u>	<u>.ga</u>	5 mA max. at 5.5V	<u></u>	2.7 mA typ. at 5.5V		``	<u>.ga</u>	2.0 mA typ. at 3.0V	: <u>G</u>	5 mA max. at 5.5V
-	PD:		<u>PD:</u>	_	<u>8</u>	\	PD:	0.9 µA typ. at 3V	IPD:	21 µA max. at 4V
	Freq:	: 4 MHz max.	Freq:	: 4 MHz max.	Fred:	`	Freq:	4 MHz max.	Freq:	4 MHz max.
	Vpp:	4.5V to 5.5V	VpD:	4.5V to 5.5V	VpD:); \$1 5 0,00 5/80/	, 		VpD:	4.5V to 5.5V
ú	: <u>aa</u>	13.5 mA typ. at 5.5V	<u>- DD</u>	30 mA max. at 5.5V	<u>DD</u> :	. 30 mA max at 5.5V			<u>:00</u>	30 mA max. at 5.5V
2	IPD:	1.5 µA typ. at 4.5V	PD:	1.5 µA typ. at 4.5V	<u>PD</u>	: 1.5 µA typ. at 4.5V	3/		<u>PD:</u>	1.5 µA typ. at 4.5V
	Freq:		Freq:	: 10 MHz max.	Fre	Freq: 20 MHz max.		~	Freq:	10 MHz max.
	VpD:						/:agx(\ \	VpD:	3.0V to 6.0V
4	100 100 100		Do n	Do not use in LP mode	۵	Do not use in LP mode	<u>}</u>	/ 48 µX max. at 32 kHz, 3.0V 5/8 µA/max. at 3.0V	<u>100</u> 100:	48 µA max. at 32 kHz, 3.0V 5.0 µA max. at 3.0V
	Freq:	200 kHz max.					Freq/	200 KHz max.	Freq:	
The st	haded:	The shaded sections indicate oscillator selections wh	ctions	s which are tested for fur	nctior	ality, but not for MIN/MA	X spet	nich are tested for functionality, but not for MIN/MAX spexifications. It is recommended that the user select the device type	hat the	s user select the device type
that er	nsures	that ensures the specifications required.								
								< \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		
									/	
) \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	\	_
										\

17.1 DC Characteristics: PIC16C710-04 (Commercial, Industrial, Automotive⁽⁵⁾)

PIC16C711-04 (Commercial, Industrial, Automotive⁽⁵⁾)

PIC16C710-10 (Commercial, Industrial, Automotive⁽⁵⁾)

PIC16C711-10 (Commercial, Industrial, Automotive⁽⁵⁾)

PIC16C710-20 (Commercial, Industrial, Automotive⁽⁵⁾)

PIC16C711-20 (Commercial, Industrial, Automotive⁽⁵⁾)

Standard Operating Conditions (unless otherwise stated)

DC CHARACTERISTICS

Operating temperature -40° C $\leq TA \leq +125^{\circ}$ C for automotive,

-40°C < TA < +85°C for industrial and

							-40 C ≤ TA ≤ +85 C for industrial and 0°C ≤ TA ≤ +710°C for commercial
Param. No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001 D001A	Supply Voltage	VDD	4.0 4.5	-	6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V	Device in SLEEP mode
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN configuration bit is enabled
D010	Supply Current (Note 2)	IDD	- (2.7	5	mA	XT, RC osc configuration (PIC16C710/711- 04) FOSC = 4 MHz, VDD = 5.5V (Note 4)
D013		<		13.5	30	onA	HS osc configuration (PIC16C710/711-20) Fosc = 20 MHz, VDD = 5.5V
D015	Brown-out Reset Current (Note 6)	Δlbor	-\	300*	500	μΑ	BOR enabled VDD = 5.0V
D020 D021 D021A D021B	Power-down Current (Note 3)	TRD \	-	10.5 1.5 1.5 1.5	42 21 24 TBD	μΑ μΑ μΑ μΑ	VDD = $4.0V$, WDT enabled, -40° C to $+85^{\circ}$ C VDD = $4.0V$, WDT disabled, -0° C to $+70^{\circ}$ C VDD = $4.0V$, WDT disabled, -40° C to $+85^{\circ}$ C VDD = $4.0V$, WDT disabled, -40° C to $+125^{\circ}$ C
D023	Brown-out Reset Current (Note 6)	∆ IBOR	-	300*	500	μΑ	BOR enabled VDD = 5.0V

- These parameters are characterized but not tested.
- Data in Typ column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin ોઠુading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impage on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD

 \overline{MCLR} = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Automotive operating range is Advance Information for this device.
- 6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

17.2 DC Characteristics: PIC16LC710-04 (Commercial, Industrial) PIC16LC711-04 (Commercial, Industrial)

DC CHAR	RACTERISTICS			ard Ope			itions (unless otherwise stated) °C ≤ TA ≤ +85°C for industrial and C ≤ TA ≤ +70°C for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001	Supply Voltage	VDD	3.0	-	6.0	V	LP, XT, RC osc configuration (DC∕ 4 MHz)
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	٧	Device in SLEEP mode
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset-for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	BVDD	3.7	4.0	4.3	V <	BODEN configuration bit is enabled
D010	Supply Current (Note 2)	IDD	-	2.0	3.8	mA	XT, RS osc configuration FOSC = 4 MHz, VDD = 3.0V (Note 4)
D010A			-	22.5	48	μA	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled
D015	Brown-out Reset Current (Note 5)	ΔIBOR	- ,	300*	500	JA)	BOR enabled VDD = 3.0V
D020 D021 D021A D021B	Power-down Current (Note 3)	IPD	-	7.5 0.9 0.9	30 5 5 10	μΑ μΑ μΑ μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C VDD = 3.0V, WDT disabled, 0°C to +70°C VDD = 3.0V, WDT disabled, -40°C to +85°C VDD = 3.0V, WDT disabled, -40°C to +125°C
D023	Brown-out Reset Current (Note 5)	ΔIBOR		300*	500	μΑ	BOR enabled VDD = 3.0V

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the Jimit to which Vpo can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - QSC1/= external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
 - \overline{MCKR} = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
 - 5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

17.3 DC Characteristics: PIC16C710-04 (Commercial, Industrial, Automotive⁽⁴⁾)

DC CHARACTERISTICS

PIC16C711-04 (Commercial, Industrial, Automotive⁽⁴⁾)

PIC16C710-10 (Commercial, Industrial, Automotive⁽⁴⁾)

PIC16C711-10 (Commercial, Industrial, Automotive⁽⁴⁾)

PIC16C710-20 (Commercial, Industrial, Automotive⁽⁴⁾)

PIC16C711-20 (Commercial, Industrial, Automotive⁽⁴⁾)

PIC16LC710-04 (Commercial, Industrial) PIC16LC711-04 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated)

-40°C \leq TA \leq +125°C for automotive, Operating temperature

≤ TA ≤ +85°C for industrial and -40°C \leq TA \leq +70°C for commercial 0°C

Operating voltage VDD range as described in DC spec Section 17.1

		and Se	ction 17.2				
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions
No.				†			
	Input Low Voltage					\	
	I/O ports	VIL					
D030	with TTL buffer		Vss	-	0.5V	W/	> `
D031	with Schmitt Trigger buffer		Vss	-	0.2VQD	<i>\X</i> '	
D032	MCLR, RA4/T0CKI,OSC1		Vss	-	0.2VDD	\ V\	
	(in RC mode)					\ \ '	
D033	OSC1 (in XT, HS and LP)		Vss	1	0.3VDD	, v	Note1
	Input High Voltage		(`		$\setminus \setminus \mid$)	
	I/O ports	ViH	$ $ \wedge	\ -\			
D040	with TTL buffer		2.0	1	V DĎ		$4.5 \le VDD \le 5.5V$
D040A			Ø.8/VPD	\ -	√VDD	V	For VDD > 5.5V or VDD < 4.5V
D041	with Schmitt Trigger buffer		0.8Vpb	\rangle	VDD	V	For entire VDD range
D042	MCLR, RA4/T0CKI RB0/INT	(/)	0.8ADD	-	VDD	V	
D042A	OSC1 (XT, HS and LP)	\ \	0.7006	-	VDD		Note1
D043	OSC1 (in RC mode)		078/DD	-	VDD	V	
D070	PORTB weak pull-up current	IPURB	> 50	250	400	μΑ	VDD = 5V, VPIN = VSS
	Input Leakage Current (Notes 2, 3)	\wedge					
D060	I/O ports	/IIL	-	-	±1	•	Vss ≤ VPIN ≤ VDD, Pin at himpedance
D061	MCLR, RA4/TOCKI		-	-	±5	μΑ	Vss ≤ Vpin ≤ Vdd
D063	OSC1		-	-	±5	μΑ	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration
	Output Low Voltage						ose configuration
D080	I/O ports	Vol	_	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V,
		102			0.0	•	-40°C to +85°C
D080A			-	-	0.6	V	IOL = 7.0 mA , VDD = 4.5V , -40°C to $+125^{\circ}\text{C}$
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6 mA , VDD = 4.5V , -40°C to $+85^{\circ}\text{C}$
D083A			-	-	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as coming out of the pin.
- 4: Automotive operating range is Advance Information for this device.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

DC CHARACTERISTICS

Applicable Devices 710 71 711 72 73 73A 74 74A

Standard Operating Conditions (unless otherwise stated)

Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for automotive,

-40°C ≤ TA ≤ +85°C for industrial and

 0° C $\leq TA \leq +70^{\circ}$ C for commercial

Operating voltage VDD range as described in DC spec Section 17.1 and Section 17.2.

		and oc	Cuon 17.2	•			
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions
No.				†			
	Output High Voltage				·		
D090	I/O ports (Note 3)	Voн	VDD - 0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5 V,
							-40°C to +85°C \ \
D090A			VDD - 0.7	-	-	V	IOH = -2.5 m/A, VDD = 4.5V,
							-40°C to +125°C
D092	OSC2/CLKOUT (RC osc config)		VDD - 0.7	-	-	V	IOH = 1.3 mA, VDD = 4.5V,
							-40°C to +85°C
D092A			VDD - 0.7	-	-	V	IOH = -1.0 mA, VDD = 4.5V,
						_ ~	-40°C to +125°C
	Capacitive Loading Specs on						
	Output Pins					1/	\
D100	OSC2 pin	Cosc ₂	-	-	15		In XT, H8 and LP modes when
						\	external clock is used to drive
					_ \	\ '	O\$C1.
D101	All I/O pins and OSC2 (in RC mode)	Cio	-	<u> </u>	50	▶ pF	


† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: Automotive operating range is Advance information for this device.



17.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:




FIGURE 17-1: LOAD CONDITIONS


DATA input hold

START condition

ST

DAT

STA



STO

STOP condition

17.5 <u>Timing Diagrams and Specifications</u>

FIGURE 17-2: EXTERNAL CLOCK TIMING




TABLE 17-2: CLOCK TIMING REQUIREMENTS

Parameter	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.							, v
	Fos	External CLKIN Frequency	DC	_	4	MHz ,	XT and RC osc mode
		(Note 1)	DC	_	4	MHz '	HS osc mode (PIC16C710/711-04,)
			DC	_	20/	MHz	HS øsc mode (PIC16C710/711-20)
			DC	_	200	kHz '	LP osc mode
		Oscillator Frequency	DC	_ ,	4	MHz	RC osc mode
		(Note 1)	0.1		\ A	MHz	XT osc mode
			4		X	MHz	HS osc mode (PIC16C710/711-04)
			4	$\backslash - \backslash$	10	MHz	HS osc mode (PIC16C710/711-10)
						MHz	LIC do (DICACCZ40/744 00)
			4	////	20	IVIHZ	HS osc mode (PIC16C710/711-20)
			15	77/	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250`		_	ns	XT and RC osc mode
		(Note 1)	250	\rightarrow	_	ns	HS osc mode (PIC16C710/711-04)
		_	100		_	ns	HS osc mode (PIC16C710/711-10)
			5.0	_	_	ns	HS osc mode (PIC16C710/711-20)
			> 5	_	_	μs	LP osc mode
		Oscillator Period	250	_		ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
		\ \ \ \ / />	250	_	250	ns	HS osc mode (PIC16C710/711-04)
	/		100	_	250	ns	HS osc mode (PIC16C710/711-10)
			50	_	250	ns	HS osc mode (PIC16C710/711-20)
		$\langle \rangle$	5	_	_	μs	LP osc mode
2 /	Tgy	Instruction Cycle Time (Note 1)	200	_	DC	ns	Tcy = 4/Fosc
3//	JosL,	External Clock in (OSC1) High	50	_	_	ns	XT oscillator
	TosH	or Low Time	2.5	_	_	μs	LP oscillator
			10	_	_	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise	_	_	25	ns	XT oscillator
	TosF	or Fall Time	_	_	50	ns	LP oscillator
			_	_	15	ns	HS oscillator

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices. OSC2 is disconnected (has no loading) for the PIC16C710/711.

FIGURE 17-3: CLKOUT AND I/O TIMING




TABLE 17-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓		\rightarrow	15	30	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑		<u> </u>	15	30	ns	Note 1
12*	TckR	CLKOUT rise time	1/1/	-	5	15	ns	Note 1
13*	TckF	CLKOUT fall time		_	5	15	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out valid		_		0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOUT	0.25Tcy + 25		_	ns	Note 1	
16*	TckH2iol	Port in hold after CLKOUT 1	0	_	_	ns	Note 1	
17*	TosH2ioV	OSC1 (Q1) cycle to Port out yalid		_		80 - 100	ns	
18*	TosH2ioI	OSC1 (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	_	_	ns	
19*	TioV2osH	Port input valid to OSC11 (I/O in	setup time)	TBD		_	ns	
20*	TioR	Port output rise time PIC10	6C710/711	_	10	25	ns	
		PIC10	6LC710/711	_		60	ns	
21*	TioF	Port output fall time PIC10	6C710/711	_	10	25	ns	
	[)) `	PIC16	6LC710/711	_	_	60	ns	
22††*	Tinp	INT pin high or low time		20	_	_	ns	
23††*	Trbp	RB7:RB4 change INT high or low	time	20	_	_	ns	

^{*} These parameters are characterized but not tested.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

© 1996 Microchip Technology Inc. Preliminary DS30390D-page 167

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{††} These parameters are asynchronous events not related to any internal clock edges.

FIGURE 17-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 17-5: BROWN-OUT RESET TIMING




TABLE 17-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.							
30	TmcL	MCLR Pulse Width (low)	1	_	_	μs	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7*	18	33*	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_	_	Tosc = OSC1 period
33	Tpwrt	Power up Timer Period	28*	72	132*	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	1.1	μs	
35	TBOR	Brown-out Reset pulse width	100	_	_	μs	$3.8V \le VDD \le 4.2V$

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 17-6: TIMERO CLOCK TIMINGS




TABLE 17-5: TIMERO CLOCK REQUIREMENTS

Param No.	Sym	Characteristic		Min	Typt	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5TCY + 20*	V		ns	
			With Prescaler	10*	[_	_	ns	
41	TtOL	T0CKI Low Pulse Width	No Prescaler	0.5TcY + 20*	_	_	ns	
			With Prescaler	10*	_		ns	
42	Tt0P	T0CKI Period		Greater of: 20μs or <u>Tcy + 40</u> * N	_			N = prescale value (1, 2, 4,, 256)
48	Tcke2tmrl	Delay from external clock edge	to timer increment	2Tosc	_	7Tosc	_	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




TABLE 17-6: A/D CONVERTER CHARACTERISTICS:

PIC16C710-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$) PIC16C711-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$) PIC16C710-10 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$) PIC16C711-10 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$) PIC16C710-20 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$) PIC16C711-20 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(3)}$)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
140.							
	NR	Resolution	_	_	8-bits	_	$VREF = VDD = 5.12V, VSS \le AIN \le VREF$
	NINT	Integral error	_	_	less than ±1 LSb	_	VREF = VDD = 5.42V, VSS ≤ AIN ≤ VREF
	NDIF	Differential error	_	_	less than ±1 LSb	_	VREF = VØD = 5.12V, VSS ≤ AIN ≤ VREF
	NFS	Full scale error	_	_	less than ±1 LSb	_	VREF = VDD = 5,12V, VS3 ≤ AIN ≤ VREF
	Noff	Offset error	_	_	less than ±1 LSb		VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	_	Monotonicity	_	guaranteed	- ^	_ \	VS8 SAIN SVREF
	VREF	Reference voltage	3.0V	_	VDD + 0.3	V	
	Vain	Analog input voltage	Vss - 0.3	_	VREF+0.3	/ \/	
	Zain	Recommended impedance of analog voltage source	_	_ <	10.0	kΩ	
	IAD	A/D conversion current (VDD)		180		μА	Average current consumption when A/D is on. (Note 1)
	IREF	VREF input current (Note 2)	- <		10	mA μA	During sampling All other times

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
 - 2: VREF current is from RA3 pin or VDQ pin, whichever is selected as reference input.
 - 3: Automotive operating range is Advance Information for this device.




TABLE 17-7: A/D CONVERTER CHARACTERISTICS: PIC16LC710-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(4)}$) PIC16LC711-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE $^{(4)}$)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	NR	Resolution	_	_	8-bits	_	VREF = VDD = 3.0V (Note 1)
	NINT	Integral error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	NDIF	Differential error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	NFS	Full scale error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0 (Note 1)
	Noff	Offset error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	_	Monotonicity	_	guaranteed	_	_	VSS SAIN VREF
	VREF	Reference voltage	3.0V	_	VDD + 0.3	V	
	Vain	Analog input voltage	Vss - 0.3	_	VREF + 0.3		
	Zain	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
	lad	A/D conversion current (VDD)	_	180		μΑ	Average current consumption when A/D is on. (Note 2)
	IREF	VREF input current (Note 3)	_		10	mA μA	During sampling All other times

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: These specifications apply if VREF = 3.0V and if VDD \$2,0V.VIN must be between VSs and VREF
 - 2: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
 - 3: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.
 - 4: Automotive operating range is Advance Information for this device.




FIGURE 17-7: A/D CONVERSION TIMING




TABLE 17-8: A/D CONVERSION REQUIREMENTS

Parameter	Sym	Characteristic	Min	Typt	Max	Units	Conditions
No.					\rightarrow		
130	TAD	A/D clock period	1,6	1/1/4/	_	μs	VREF ≥ 3.0V
			2.0		<u> </u>	μs	VREF full range
130	TAD	A/D Internal RC		\setminus			ADCS1:ADCS0 = 11
		Oscillator source _	\				(RC oscillator source)
		(3.0	6.0	9.0	μs	PIC16LC710, VDD = 3.0V
		\rangle	2.0	4.0	6.0	μs	PIC16C710
131	TCNV	Conversion time	_/	9.5TAD	_	_	
		(not including S/H					
		time). Note 1					
132	TACQ	Acquisition time	Note 2	20	_	μs	

^{*} These parameters are characterized but not tested.

[†] Data in Typ column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following Tcy cycle.

^{2.} See Section 13.1 for min conditions.

18.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR PIC16C710 AND PIC16C711

NOT AVAILABLE AT THIS TIME

© 1996 Microchip Technology Inc. Preliminary DS30390D-page 173

PIC16C7X

 Applicable Devices
 710
 71
 711
 72
 73
 73A
 74
 74A

NOTES:

19.0 ELECTRICAL CHARACTERISTICS FOR PIC16C71

Absolute Maximum Ratings †

Ambient temperature under bias	
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14V
Total power dissipation (Note 1)	800 mW
Maximum current out of Vss pin	150 mA
Maximum current into VDD pin	100 mA
Input clamp current, lik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, loκ (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	20 mA
Maximum current sunk by PORTA	80 mA
Maximum current sourced by PORTA	50 mA
Maximum current sunk by PORTB	150 mA
Maximum current sourced by PORTB	100 mA

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD-VOH) x IOH} + \sum (VOI x IOL)

Note 2: Voltage spikes below Vss at the \overline{MCLR} pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the \overline{MCLR} pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 19-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C71-04	PIC16C71-20	PIC16LC71-04	JW Devices
RC	VDD: 4.0V to 6.0V IDD: 3.3 mA max. at 5.5V IPD: 14 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 1.8 mA typ. at 5.5V IPD: 1.0 µA typ. at 4V Freq: 4 MHz max.	VDD: 3.0V to 6.0V IDD: 1.4 mA typ. at 3.0V IPD: 0.6 μA typ. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 3.3 mA max. at 5.5V IPD: 14 μA max. at 4V Freq: 4 MHz max.
ХТ	VDD: 4.0V to 6.0V IDD: 3.3 mA max. at 5.5V IPD: 14 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 1.8 mA typ. at 5.5V IPD: 1.0 µA typ. at 4V Freq: 4 MHz max.	VDD: 3.0V to 6.0V IDD: 1.4 mA typ. at 3.0V IPD: 0.6 μA typ. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 3.3 mA max. at 5.5V IPD: 14 μA max. at 4V Freq: 4 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V IPD: 1.0 μA typ. at 4.5V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.0 μA typ. at 4.5V Freq: 20 MHz max.	Do not use in HS mode	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.0 μA typ. at 4.5V Freq: 20 MHz max.
LP	VDD: 4.0V to 6.0V IDD: 15 μA typ. at 32 kHz, 4.0V IPD: 0.6 μA typ. at 4.0V Freq: 200 kHz max.	Do not use in LP mode	VDD: 3.0V to 6.0V IDD: 32 μA max. at 32 kHz, 3.0V IPD: 9 μA max. at 3.0V Freq: 200 kHz max.	VDD: 3.0V to 6.0V IDD: 32 μA max. at 32 kHz, 3.0V IPD: 9 μA max. at 3.0V Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

PIC16C7X

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

19.1 DC Characteristics: PIC16C71-04 (Commercial, Industrial) PIC16C71-20 (Commercial, Industrial)

DC CH	ARACTERISTICS		Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C $\leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial and 0°C $\leq \text{TA} \leq +70^{\circ}\text{C}$ for commercial						
Param No.	Characteristic	Sym	Min	Typ†	Max	Units	Conditions		
D001 D001A	Supply Voltage	VDD	4.0 4.5	-	6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration		
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V	Device in SLEEP mode		
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details		
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details		
D010	Supply Current (Note 2)	IDD	-	1.8	3.3	mA	FOSC = 4 MHz, VDD = 5.5V (Note 4)		
D013			-	13.5	30	mA	HS osc configuration (PIC16C71-20) Fosc = 20 MHz, VDD = 5.5V		
D020 D021 D021A	Power-down Current (Note 3)	IPD	- - -	7 1.0 1.0	28 14 16	μΑ μΑ μΑ	$\label{eq:VDD} \begin{array}{l} \text{VDD} = 4.0\text{V}, \text{WDT enabled, -40^{\circ}C to +85^{\circ}C} \\ \text{VDD} = 4.0\text{V}, \text{WDT disabled, -0^{\circ}C to +70^{\circ}C} \\ \text{VDD} = 4.0\text{V}, \text{WDT disabled, -40^{\circ}C to +85^{\circ}C} \\ \end{array}$		

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
 - MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

19.2 DC Characteristics: PIC16LC71-04 (Commercial, Industrial)

DC CHA	RACTERISTICS		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{Ta} \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq \text{Ta} \leq +70^{\circ}\text{C}$ for commercial						
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions		
D001	Supply Voltage	VDD	3.0	-	6.0	V	XT, RC, and LP osc configuration		
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V	Device in SLEEP mode		
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details		
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details		
D010	Supply Current (Note 2)	IDD	-	1.4	2.5	mA	FOSC = 4 MHz, VDD = 3.0V (Note 4)		
D010A			-	15	32	μΑ	Fosc = 32 kHz, VDD = 3.0V, WDT disabled		
D020 D021 D021A	Power-down Current (Note 3)	IPD	- - -	5 0.6 0.6	20 9 12	μΑ μΑ μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C VDD = 3.0V, WDT disabled, 0°C to +70°C VDD = 3.0V, WDT disabled, -40°C to +85°C		

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
 - MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

DC CHARACTERISTICS

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A |

19.3 DC Characteristics: PIC16C71-04 (Commercial, Industrial)

PIC16C71-20 (Commercial, Industrial) PIC16LC71-04 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated)

Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial and

 0° C $\leq TA \leq +70^{\circ}$ C for commercial

Operating voltage VDD range as described in DC spec Section 19.1

and Section 19.2.

	and Section 19.2.									
Param No.	Characteristic	Sym	Min	Typ	Max	Units	Conditions			
NO.				†						
	Input Low Voltage									
	I/O ports	VIL								
D030	with TTL buffer		Vss	-	0.5V	V				
D031	with Schmitt Trigger buffer		Vss	-	0.2Vdd	V				
D032	MCLR, RA4/T0CKI,OSC1		Vss	-	0.2Vdd	V				
	(in RC mode)									
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3VDD	V	Note1			
	Input High Voltage									
	I/O ports (Note 4)	VIH		-						
D040	with TTL buffer		0.36VDD		Vdd	V	$4.5 \le VDD \le 5.5V$			
D040A			0.45VDD	-	Vdd		For VDD > 5.5V or VDD < 4.5V			
D041	with Schmitt Trigger buffer		0.85VDD	-	Vdd		For entire VDD range			
D042	MCLR RA4/T0CKI		0.85VDD	-	Vdd	V				
D042A	OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1			
D043	OSC1 (in RC mode)		0.9VDD	-	Vdd	V				
D070	PORTB weak pull-up current	I PURB	50	250	†400	μΑ	VDD = 5V, VPIN = VSS			
	Input Leakage Current (Notes 2, 3)									
D060	I/O ports	lıL	-	-	±1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at hi- impedance			
D061	MCLR, RA4/T0CKI		-	-	±5	μΑ	Vss ≤ Vpin ≤ Vdd			
D063	OSC1		-	-	±5	μΑ	Vss ≤ VPIN ≤ VDD, XT, HS and			
						•	LP osc configuration			
	Output Low Voltage									
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5mA, VDD = 4.5V, -40°C to +85°C			
D000	OCCO/CLICOLIT (DC and applie)				0.0	17	l .			
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6mA, VDD = 4.5V, -40°C to +85°C			
	Output High Voltage									
D090	I/O ports (Note 3)	Vон	VDD - 0.7	-	-	V	IOH = -3.0mA, VDD = 4.5V, -40°C to +85°C			
D092	OSC2/CLKOUT (RC osc config)		VDD - 0.7	-	-	V	IOH = -1.3mA, VDD = 4.5V, -40°C to +85°C			
	Capacitive Loading Specs on						70 0 10 700 0			
	Output Pins									
D100	OSC2 pin	Cosc ₂			15	рF	In XT, HS and LP modes when			
2100	0002 pm	30002				יי	external clock is used to drive OSC1.			
D101	All I/O pins and OSC2 (in RC mode)	Cio			50	pF				
	1						I .			

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16C71 be driven with external clock in RC mode.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as coming out of the pin.

^{4:} PIC16C71 Rev. "Ax" INT pin has a TTL input buffer. PIC16C71 Rev. "Bx" INT pin has a Schmitt Trigger input buffer.

19.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS3. Tcc:st(I²C specifications only)2. TppS4. Ts(I²C specifications only)

T Frequency T Time

Lowercase letters (pp) and their meanings:

рр			
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	ss	SS
dt	Data in	t0	T0CKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR


Uppercase letters and their meanings:

S			
F	Fall	Р	Period
H	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low

Tcc:st (I²C specifications only)

CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		

FIGURE 19-1: LOAD CONDITIONS



19.5 <u>Timing Diagrams and Specifications</u>

FIGURE 19-2: EXTERNAL CLOCK TIMING




TABLE 19-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fos	External CLKIN Frequency	DC	_	4	MHz	XT and RC osc mode
		(Note 1)	DC	_	4	MHz	HS osc mode (PIC16C71-04)
			DC	_	20	MHz	HS osc mode (PIC16C71-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			1	_	4	MHz	HS osc mode (PIC16C71-04)
			1	_	20	MHz	HS osc mode (PIC16C71-20)
1	Tosc	External CLKIN Period	250	_		ns	XT and RC osc mode
		(Note 1)	250	_	_	ns	HS osc mode (PIC16C71-04)
			50	_	_	ns	HS osc mode (PIC16C71-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250	_		ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	1,000	ns	HS osc mode (PIC16C71-04)
			50	_	1,000	ns	HS osc mode (PIC16C71-20)
			5	_	_	μs	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	1.0	Тсу	DC	μs	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1) High or	50			ns	XT oscillator
	TosH	Low Time	2.5	_	_	μs	LP oscillator
			10			ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise or	25			ns	XT oscillator
	TosF	Fall Time	50	_	_	ns	LP oscillator
			15	_	_	ns	HS oscillator

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices. OSC2 is disconnected (has no loading) for the PIC16C71.

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

FIGURE 19-3: CLKOUT AND I/O TIMING




TABLE 19-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓		_	15	30	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑		_	- 15 30		ns	Note 1
12*	TckR	CLKOUT rise time	CLKOUT rise time		5	15	ns	Note 1
13*	TckF	CLKOUT fall time		_	5	15	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out valid		_	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOL	0.25Tcy + 25	_	_	ns	Note 1	
16*	TckH2iol	Port in hold after CLKOUT	\uparrow	0	_		ns	Note 1
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid		_	_	80 - 100	ns	
18*	TosH2ioI	OSC1↑ (Q2 cycle) to	PIC16C71	100	_		ns	
		Port input invalid (I/O in hold time)	PIC16LC71	200	_	_	ns	
19*	TioV2osH	Port input valid to OSC1	(I/O in setup time)	0	_		ns	
20*	TioR	Port output rise time	PIC16C71	_	10	25	ns	
			PIC16LC71	_	_	60	ns	
21*	TioF	Port output fall time	time PIC16C71		10	25	ns	
			PIC16LC71	_	_	60	ns	
22††*	Tinp	INT pin high or low time		20	_	_	ns	
23††*	Trbp	RB7:RB4 change INT high	or low time	20	_	_	ns	

^{*} These parameters are characterized but not tested.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{††} These parameters are asynchronous events not related to any internal clock edges.

FIGURE 19-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




TABLE 19-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	200	_	_	ns	VDD = 5V, -40°C to +85°C
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7*	18	33*	ms	$VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	_	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period	28*	72	132*	ms	VDD = 5V, -40°C to +85°C
34	Tıoz	I/O High Impedance from MCLR Low	_	_	100	ns	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

FIGURE 19-5: TIMERO CLOCK TIMINGS




TABLE 19-5: TIMERO CLOCK REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20*			ns	
			With Prescaler	10*	_	_	ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5Tcy + 20*	_	_	ns	
			With Prescaler	10*	_	_	ns	
42	Tt0P	TOCKI Period		Greater of: 20μs or <u>Tcy + 40</u> * N		_	ns	N = prescale value (2, 4,, 256)

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16C7X

Applicable Devices 710 71 711 72 73 73A 74 74A

TABLE 19-6: A/D CONVERTER CHARACTERISTICS:

PIC16C71-04 (COMMERCIAL, INDUSTRIAL) PIC16C71-20 (COMMERCIAL, INDUSTRIAL)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	NR	Resolution	_	_	8 bits	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	NINT	Integral error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	NDIF	Differential error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	NFS	Full scale error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	Noff	Offset error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	_	Monotonicity	_	guaranteed	_	_	Vss ≤ Ain ≤ Vref
	VREF	Reference voltage	3.0V	_	VDD + 0.3	V	
	VAIN	Analog input voltage	Vss - 0.3	_	VREF	V	
	ZAIN	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
	IAD	A/D conversion cur- rent (VDD)	_	180	_	μА	Average current consumption when A/D is on. (Note 1)
	IREF	VREF input current (Note 2)	_	_	1 40	mA μA	During sampling All other times

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

^{2:} VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.


Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

TABLE 19-7: A/D CONVERTER CHARACTERISTICS: PIC16LC71-04 (COMMERCIAL, INDUSTRIAL)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	NR	Resolution		_	8 bits	_	VREF = VDD = 3.0V (Note 1)
	NINT	Integral error		_	less than ±2 LSb	_	VREF = VDD = 3.0V (Note 1)
	NDIF	Differential error	_	_	less than ±2 LSb	_	VREF = VDD = 3.0V (Note 1)
	NFS	Full scale error		_	less than ±2 LSb	_	VREF = VDD = 3.0V (Note 1)
	Noff	Offset error	_	_	less than ±2 LSb	_	VREF = VDD = 3.0V (Note 1)
	_	Monotonicity	1	guaranteed	_	_	Vss ≤ Ain ≤ Vref
	VREF	Reference voltage	3.0V	_	VDD + 0.3	V	
	VAIN	Analog input voltage	Vss - 0.3	_	VREF	V	
	ZAIN	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
	IAD	A/D conversion current (VDD)	_	180	_	μА	Average current consumption when A/D is on. (Note 2)
	IREF	VREF input current (Note 3)	_	_	1 10	mA μA	During sampling All other times

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: These specifications apply if VREF = 3.0V and if VDD ≥ 3.0V. VIN must be between VSs and VREF
 - 2: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
 - 3: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

FIGURE 19-6: A/D CONVERSION TIMING



Note 1: If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

TABLE 19-8: A/D CONVERSION REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
130	TAD	A/D clock period		2.0	_	_	μs	Tosc based, VREF ≥ 3.0V
			PIC16C71	2.0	4.0	6.0	μs	A/D RC Mode
			PIC16LC71	3.0	6.0	9.0	μs	A/D RC Mode
131	TCNV	Conversion time (not including S/H time)	(Note 1)	_	10TAD	_	_	
132	TACQ	Acquisition time		Note 2	20	_	μs	

These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TcY cycle.

^{2:} See Section 13.1 for min conditions.

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A |

20.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR PIC16C71

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution while 'max' or 'min' represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.

FIGURE 20-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE




FIGURE 20-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




FIGURE 20-3: TYPICAL RC OSCILLATOR FREQUENCY vs. Vdd




FIGURE 20-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




FIGURE 20-5: TYPICAL IPD VS. VDD WATCHDOG TIMER DISABLED 25°C





TABLE 20-1: RC OSCILLATOR FREQUENCIES

Covt	Dovt	Average						
Cext	Rext	Fosc @ 5V, 25°C						
20 pf	4.7k	4.52 MHz	±17.35%					
	10k	2.47 MHz	±10.10%					
	100k	290.86 kHz	±11.90%					
100 pf	3.3k	1.92 MHz	±9.43%					
	4.7k	1.49 MHz	±9.83%					
	10k	788.77 kHz	±10.92%					
	100k	88.11 kHz	±16.03%					
300 pf	3.3k	726.89 kHz	±10.97%					
	4.7k	573.95 kHz	±10.14%					
	10k	307.31 kHz	±10.43%					
	100k	33.82 kHz	±11.24%					

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value for VDD = 5V.

FIGURE 20-6: TYPICAL IPD VS. VDD
WATCHDOG TIMER ENABLED
25°C



Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

FIGURE 20-7: MAXIMUM IPD VS. VDD WATCHDOG DISABLED





FIGURE 20-8: MAXIMUM IPD vs. VDD WATCHDOG ENABLED



IPD, with Watchdog Timer enabled, has two components: The leakage current which increases with higher temperature and the operating current of the Watchdog Timer logic which increases with lower temperature. At -40°C, the latter dominates explaining the apparently anomalous behavior.

FIGURE 20-9: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs. VDD




FIGURE 20-10: VIH, VIL OF MCLR, TOCKI AND OSC1 (IN RC MODE) vs. VDD





FIGURE 20-11: VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) VS. VDD



Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A

FIGURE 20-12: TYPICAL IDD vs. FREQ (EXT CLOCK, 25°C)





FIGURE 20-13: MAXIMUM, IDD vs. FREQ (EXT CLOCK, -40° TO +85°C)



Applicable Devices | 70 | 71 | 71A | 72 | 73 | 73A | 74 | 74A |

FIGURE 20-14: MAXIMUM IDD Vs. FREQ WITH A/D OFF (EXT CLOCK, -55° TO +125°C)




FIGURE 20-15: WDT TIMER TIME-OUT PERIOD vs. VDD





FIGURE 20-16: TRANSCONDUCTANCE (gm)
OF HS OSCILLATOR vs. VDD



Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

FIGURE 20-17: TRANSCONDUCTANCE (gm) OF LP OSCILLATOR vs. VDD




FIGURE 20-18: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD




FIGURE 20-19: IOH VS. VOH, VDD = 3V




FIGURE 20-20: IOH VS. VOH, VDD = 5V




FIGURE 20-21: IOL VS. VOL, VDD = 3V





FIGURE 20-22: IOL VS. VOL, VDD = 5V



Data based on matrix samples. See first page of this section for details.

21.0 ELECTRICAL CHARACTERISTICS FOR PIC16C72

Absolute Maximum Ratings †

Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	
Input clamp current, lik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, lok (Vo < 0 or Vo > VDD)	
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA and PORTB (combined)	200 mA
Maximum current sourced by PORTA and PORTB (combined)	200 mA
Maximum current sunk by PORTC	
Maximum current sourced by PORTC	
Note 1. Power dissipation is calculated as follows: Pdis - Vpp v (Ipp - 7 Iou) +	- Z ((\/DD - \/OH) x OH) + Z(\/O x O)

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - Σ IOH} + Σ {(VDD - VOH) x IOH} + Σ (VOI x IOL)

Note 2: Voltage spikes below Vss at the \overline{MCLR} pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the \overline{MCLR} pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

© 1996 Microchip Technology Inc.

TABLE 21-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

J	osc	PIC16C72-04	PIC16C72-10	PIC16C72-20	PIC16LC72-04	JW Devices
		VDD: 4.0V to 6.0V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	VDD: 2.5V to 6.0V	VDD: 4.0V to 6.0V
٥	,	IDD: 5 mA max. at 5.5V	IDD: 2.7 mA typ. at 5.5V	IDD: 2.7 mA typ. at 5.5V	IDD: 2.0 mA typ. at 3.0V	IDD: 5 mA max. at 5.5V
	,	IPD: 16 μA max. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 0.9 μA typ. at 3V	IPD: 16 μA max. at 4V
		Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.
		VDD: 4.0V to 6.0V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	Vpp: 2.5V to 6.0V	VDD: 4.0V to 6.0V
>		IDD: 5 mA max. at 5.5V	IDD: 2.7 mA typ. at 5.5V	IDD: 2.7 mA typ. at 5.5V	IDD: 2.0 mA typ. at 3.0V	IDD: 5 mA max. at 5.5V
<		IPD: 16 μA max. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 0.9 μA typ. at 3V	IPD: 16 μA max. at 4V
		Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.
		VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V		VDD: 4.5V to 5.5V
2		IDD: 13.5 mA typ. at 5.5V	IDD: 10 mA max. at 5.5V	IDD: 10 mA max. at 5.5V IDD: 20 mA max. at 5.5V	00 - +00 00 00 00 00 00 00 00 00 00 00 00 00	IDD: 20 mA max. at 5.5V
	0	IPD: 1.5 μA typ. at 4.5V	IPD: 1.5 μA typ. at 4.5V	IPD: 1.5 μA typ. at 4.5V		IPD: 1.5 μA typ. at 4.5V
		Freq: 4 MHz max.	Freq: 10 MHz max.	Freq: 20 MHz max.		Freq: 20 MHz max.
		VDD: 4.0V to 6.0V			VDD: 2.5V to 6.0V	Vpb: 2.5V to 6.0V
_	_	IDD: 52.5 μA typ. at 32 kHz, 4.0V	obom O Lai ear ton oo	obom O Lai ean ton oo	IDD: 48 μA max. at 32 kHz, 3.0V IDD: 48 μA max. at 32 kHz, 3.0V	IDD: 48 μA max. at 32 kHz, 3.0V
		IPD: 0.9 μA typ. at 4.0V			IPD: 5.0 μA max. at 3.0V	IPD: 5.0 μA max. at 3.0V
		Freq: 200 kHz max.			Freq: 200 kHz max.	Freq: 200 kHz max.
	o qu	to a log motellians at an ilea; and items had	and because deider each	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	The charded acceives indicate and interactions which are transformlist, but not for MM/MAY enconfigure (1) in recommended that the unar colors that the	0 0 1 00 1 00 0 0 1 4 10 0 10 0 10 0 11 0 0 1 1 1 1

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

21.1 **DC Characteristics:** PIC16C72-04 (Commercial, Industrial, Automotive)

PIC16C72-10 (Commercial, Industrial, Automotive)

PIC16C72-20 (Commercial, Industrial, Automotive)

Standard Operating Conditions (unless otherwise stated)

Operating temperature -40°C \leq TA \leq +125°C for automotive,

> -40°C \leq TA \leq +85°C for industrial and

							°C ≤ TA ≤ +70°C for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001 D001A	Supply Voltage	VDD	4.0 4.5	-	6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V	Device in SLEEP mode
D003	VDD start voltage to ensure internal Power-on Reset Signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset Signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN bit in configuration word enabled
D010	Supply Current (Note 2,5)	IDD	-	2.7	5	mA	XT, RC osc configuration (PIC16C72-04) FOSC = 4 MHz, VDD = 5.5V (Note 4)
D013			-	10	20	mA	HS osc configuration (PIC16C72-20) Fosc = 20 MHz, VDD = 5.5V
D015	Brown-out Reset Current (Note 6)	Δlbor	-	350	425	μΑ	BOR enabled VDD = 5.0V
D020 D021 D021A	Power-down Current (Note 3,5)	IPD	- - -	10.5 1.5 1.5	42 16 19	μΑ μΑ μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -0°C to +70°C VDD = 4.0V, WDT disabled, -40°C to +85°C
D021B			-	2.5	19	μΑ	VDD = 4.0V, WDT disabled, -40°C to +125°C
D023	Brown-out Reset Current (Note 6)	Δlbor	-	350	425	μΑ	BOR enabled VDD = 5.0V

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD

MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 µA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

DC CHARACTERISTICS

21.2 DC Characteristics: PIC16LC72-04 (Commercial, Industrial)

DC CHA	ARACTERISTICS			ard Ope		-	itions (unless otherwise stated) °C ≤ TA ≤ +85°C for industrial and C ≤ TA ≤ +70°C for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001	Supply Voltage	VDD	2.5	-	6.0	V	LP, XT, RC osc configuration (DC - 4 MHz)
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V	Device in SLEEP mode
D003	VDD start voltage to ensure internal Poweron Reset signal	VPOR	-	Vss	-	٧	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	٧	BODEN bit in configuration word enabled
D010	Supply Current (Note 2,5)	IDD	-	2.0	3.8	mA	XT, RC osc configuration FOSC = 4 MHz, VDD = 3.0V (Note 4)
D010A			-	22.5	48	μΑ	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled
D015*	Brown-out Reset Current (Note 6)	$\Delta IBOR$	-	350	425	μΑ	BOR enabled VDD = 3.0V
D020 D021 D021A	Power-down Current (Note 3,5)	IPD		7.5 0.9 0.9	30 5 5	μΑ μΑ μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C VDD = 3.0V, WDT disabled, 0°C to +70°C VDD = 3.0V, WDT disabled, -40°C to +85°C
D023*	Brown-out Reset Current (Note 6)	ΔIBOR	-	300	500	μΑ	BOR enabled VDD = 3.0V

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
 - MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
 - 5: Timer1 oscillator (when enabled) adds approximately 20 µA to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - 6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

21.3 DC Characteristics: PIC16C72-04 (Commercial, Industrial, Automotive)

PIC16C72-10 (Commercial, Industrial, Automotive) PIC16C72-20 (Commercial, Industrial, Automotive)

PIC16LC72-04 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated)

Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for automotive,

 -40°C $\leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial and

0°C ≤ TA ≤ +70°C for commercial

Operating voltage VDD range as described in DC spec Section 21.1

and Section 21.2.

V V V	Conditions
V	
V	
V	
V	
V	
V	Note1
V	4.5 ≤ VDD ≤ 5.5V
V	For VDD > 5.5V or VDD < 4.5V
V	For entire VDD range
V	_
V	Note1
V	
μΑ	VDD = 5V, VPIN = VSS
μΑ	Vss ≤ VPIN ≤ VDD, Pin at hi-
	impedance Vss ≤ Vpin ≤ Vdd
μΑ	Vss ≤ VPIN ≤ VDD, XT, HS and LP osc configuration
V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C
V	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C
V	IOL = 1.6 mA, VDD = 4.5 V,
	-40°C to +85°C
V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C
	V V V V μΑ μΑ μΑ ν V

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

DC CHARACTERISTICS

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as coming out of the pin.

	Standard Operating Cor	Standard Operating Conditions (unless otherwise stated)						
	Operating temperature	-40°C	≤ TA ≤ +125°C for automotive,					
DC CHARACTERISTICS		-40°C	≤ TA ≤ +85°C for industrial and					
DC CHARACTERISTICS		0°C	≤ TA ≤ +70°C for commercial					
	Operating voltage VDD rai	nge as de	escribed in DC spec Section 21.1					

and Section 21.2.

Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions
No.				†			
	Output High Voltage						
D090	I/O ports (Note 3)	Voн	VDD - 0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5 V, -40 °C to $+85$ °C
D090A			VDD - 0.7	-	-	V	IOH = -2.5 mA, VDD = 4.5 V, -40 °C to $+125$ °C
D092	OSC2/CLKOUT (RC osc config)		VDD - 0.7	-	-	V	IOH = -1.3 mA, VDD = 4.5 V, -40 °C to $+85$ °C
D092A			VDD - 0.7	-	-	V	IOH = -1.0 mA, VDD = 4.5 V, -40 °C to $+125$ °C
	Capacitive Loading Specs on Output Pins						
D100	OSC2 pin	Cosc ₂	-	1	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.
D101 D102	All I/O pins and OSC2 (in RC mode) SCL, SDA in I ² C mode	CIO CB	-		50 400	pF pF	

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as coming out of the pin.

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

21.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS 3. Tcc:st (l²C specifications only)
2. TppS 4. Ts (l²C specifications only)

T Time

Lowercase letters (pp) and their meanings:

рр			
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	t0	T0CKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR


Uppercase letters and their meanings:

S			
F	Fall	Р	Period
Н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low

Tcc:st (I²C specifications only)

CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		

FIGURE 21-1: LOAD CONDITIONS



21.5 <u>Timing Diagrams and Specifications</u>

FIGURE 21-2: EXTERNAL CLOCK TIMING




TABLE 21-2: CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
110.	Fos	External CLKIN Frequency	DC		4	MHz	XT and RC osc mode
	. 00	(Note 1)	DC		4	MHz	HS osc mode (PIC16C72-04)
			DC		20	MHz	HS osc mode (PIC16C72-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC		4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	4	MHz	HS osc mode (PIC16C72-04)
			4	_	10	MHz	HS osc mode (PIC16C72-10)
			·				(10.00.1.0)
			4	_	20	MHz	HS osc mode (PIC16C72-20)
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	XT and RC osc mode
		(Note 1)	250	_	_	ns	HS osc mode (PIC16C72-04)
			100	_	_	ns	HS osc mode (PIC16C72-10)
			50	_	_	ns	HS osc mode (PIC16C72-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250		_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (PIC16C72-04)
			100	_	250	ns	HS osc mode (PIC16C72-10)
			50	_	250	ns	HS osc mode (PIC16C72-20)
			5	_	_	μs	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	200	_	DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1) High or	100	_	_	ns	XT oscillator
	TosH	Low Time	2.5	_	_	μs	LP oscillator
			15	_	_	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise or	_	_	25	ns	XT oscillator
	TosF	Fall Time	_	_	50	ns	LP oscillator
			—	_	15	ns	HS oscillator

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 21-3: CLKOUT AND I/O TIMING




TABLE 21-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓	OSC1 [↑] to CLKOUT↓		75	200	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑		_	75	200	ns	Note 1
12*	TckR	CLKOUT rise time		_	35	100	ns	Note 1
13*	TckF	CLKOUT fall time		_	35	100	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out valid	d	_	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOL	JT ↑	Tosc + 200	_		ns	Note 1
16*	TckH2iol	Port in hold after CLKOUT ↑		0	_	_	ns	Note 1
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid			50	150	ns	
18*	TosH2ioI	OSC1↑ (Q2 cycle) to	PIC16C72	100	_	-	ns	
		Port input invalid (I/O in hold time)	PIC16LC72	200	_	_	ns	
19*	TioV2osH	Port input valid to OSC1	(I/O in setup time)	0	_	_	ns	
20*	TioR	Port output rise time	PIC16C72	_	10	40	ns	
			PIC16LC72	_	_	80	ns	
21*	TioF	Port output fall time	PIC16C72	_	10	40	ns	
			PIC16LC72	_	_	80	ns	
22††*	Tinp	INT pin high or low time	INT pin high or low time		_	_	ns	
23††*	Trbp	RB7:RB4 change INT high	or low time	Tcy	_	_	ns	

^{*} These parameters are characterized but not tested.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{††} These parameters are asynchronous events not related to any internal clock edges.

FIGURE 21-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 21-5: BROWN-OUT RESETTIMING




TABLE 21-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	_	_	μs	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_	_	Tosc = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.1	μs	
35	TBOR	Brown-out Reset pulse width	100	_	_	μs	VDD ≤ BVDD (D005)

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

FIGURE 21-6: TIMERO AND TIMER1 CLOCK TIMINGS




TABLE 21-5: TIMERO AND TIMER1 CLOCK REQUIREMENTS

Param No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse Width	No Prescaler		0.5Tcy + 20		_	ns	
			With Prescaler		10	_	_	ns	
41*	TtOL	T0CKI Low Pulse	No Prescaler	No Prescaler		_	_	ns	
		Width	With Prescaler		10	_	_	ns	
42*	Tt0P	T0CKI Period			Tcy + 40 N		_	ns	N = prescale value (1, 2, 4,, 256)
45*	Tt1H	t1H T1CKI High Time	Synchronous, no prescaler		0.5Tcy + 20	_	_	ns	
			Synchronous,	PIC16C72	15	_	_	ns	
			with prescaler	PIC16LC72	25	_	_		
			Asynchronous		2TcY	_	_	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, r	no prescaler	0.5Tcy + 20	_	_	ns	
			Synchronous,	PIC16C72	15	_	_	ns	
			with prescaler	PIC16LC72	25	_	_		
			Asynchronous		2Tcy	_	_	ns	
47*	Tt1P	T1CKI input period	Synchronous		Tcy + 40 N		_	ns	N = prescale value (1, 2, 4, 8)
		Asynchronous			4Tcy	_	_	ns	
	Ft1		put frequency range by setting the T1OSCEN bit)		DC		200	kHz	
48	Tcke2tmrl	Delay from external	clock edge to ti	mer increment	2Tosc	-	7Tosc	_	

These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 21-7: CAPTURE/COMPARE/PWM TIMINGS (CCP1)




TABLE 21-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1)

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions	
50*	TccL	CCP1 input low time	No Prescaler		0.5Tcy + 20	_	_	ns	
			With Prescaler	PIC16C72	10	_	_	ns	
				PIC16LC72	20	_	_	ns	
51*	TccH	CCP1 input high time	No Prescaler		0.5Tcy + 20		_	ns	
			With Prescaler	PIC16C72	10	_	_	ns	
				PIC16LC72	20	_	_	ns	
52*	TccP	CCP1 input period			3Tcy + 40 N		_	ns	N = prescale value (1,4 or 16)
53*	TccR	CCP1 output rise time		PIC16C72	_	10	25	ns	
				PIC16LC72	_	25	45	ns	
54*	TccF	CCP1 output fall time		PIC16C72	_	10	25	ns	
				PIC16LC72	_	25	45	ns	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

FIGURE 21-8: SPI MODE TIMING




TABLE 21-7: SPI MODE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input	Tcy	_	_	ns	
71	TscH	SCK input high time (slave mode)	Tcy + 20	_	_	ns	
72	TscL	SCK input low time (slave mode)	Tcy + 20	_	_	ns	
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	50	_	_	ns	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	50	_	_	ns	
75	TdoR	SDO data output rise time	_	10	25	ns	
76	TdoF	SDO data output fall time	_	10	25	ns	
77	TssH2doZ	SS↓ to SDO output hi-impedance	10	_	50	ns	
78	TscR	SCK output rise time (master mode)	_	10	25	ns	
79	TscF	SCK output fall time (master mode)	_	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge	_	_	50	ns	

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 21-9: I²C BUS START/STOP BITS TIMING




TABLE 21-8: I²C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур	Max	Units	Conditions	
90	Tsu:sta	START condition	100 kHz mode	4700	_	_	ns	Only relevant for repeated START	
		Setup time	400 kHz mode	600	_	_	113	condition	
91	THD:STA	START condition	100 kHz mode	4000	_	_		After this period the first clock	
		Hold time	400 kHz mode	600	_	_	ns	pulse is generated	
92	Tsu:sto	STOP condition	100 kHz mode	4700	_	_	ns		
		Setup time	400 kHz mode	600	_	_	115		
93	THD:STO	STOP condition	100 kHz mode	4000	_	_	ns		
		Hold time	400 kHz mode	600	_	_	115		

FIGURE 21-10: I²C BUS DATA TIMING




TABLE 21-9: I²C BUS DATA REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Max	Units	Conditions
100	THIGH	Clock high time	100 kHz mode	4.0	_	μѕ	PIC16C72 must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μѕ	PIC16C72 must operate at a minimum of 10 MHz
			SSP Module	1.5TcY	_		
101	TLOW	Clock low time	100 kHz mode	4.7	_	μs	PIC16C72 must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μѕ	PIC16C72 must operate at a minimum of 10 MHz
			SSP Module	1.5TcY	_		
102	Tr	SDA and SCL rise	100 kHz mode	T -	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
103	TF	SDA and SCL fall time	100 kHz mode	T -	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
90	Tsu:sta	START condition	100 kHz mode	4.7	_	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	_	μs	START condition
91	THD:STA	START condition hold	100 kHz mode	4.0	_	μs	After this period the first clock
		time	400 kHz mode	0.6	_	μs	pulse is generated
106	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data input setup time	100 kHz mode	250	_	ns	Note 2
			400 kHz mode	100	_	ns	
92	Tsu:sto	STOP condition setup	100 kHz mode	4.7	_	μs	
		time	400 kHz mode	0.6	_	μs	
109	TAA	Output valid from	100 kHz mode	_	3500	ns	Note 1
		clock	400 kHz mode	_	_	ns	
110	TBUF	Bus free time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3	_	μs	before a new transmission can start
	Cb	Bus capacitive loading		_	400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

^{2:} A fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

PIC16C7X

Applicable Devices 710 71 711 72 73 73A 74 74A

TABLE 21-10: A/D CONVERTER CHARACTERISTICS:

PIC16C72-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C72-10 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C72-20 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	NR	Resolution	_	_	8-bits	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	NINT	Integral error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	NDIF	Differential error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	NFS	Full scale error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	Noff	Offset error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	_	Monotonicity	_	guaranteed	_	_	Vss ≤ Ain ≤ Vref
	VREF	Reference voltage	3.0V	_	VDD + 0.3	V	
	VAIN	Analog input voltage	Vss - 0.3	_	VREF + 0.3	V	
	ZAIN	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
	IAD	A/D conversion cur- rent (VDD)	_	180	_	μА	Average current consumption when A/D is on. (Note 1)
	IREF	VREF input current (Note 2)	_	_	1 10	mA μA	During sampling All other times

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.


^{2:} VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

TABLE 21-11: A/D CONVERTER CHARACTERISTICS: PIC16LC72-04 (COMMERCIAL, INDUSTRIAL)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	NR	Resolution	_	_	8-bits	_	VREF = VDD = 3.0V (Note 1)
	NINT	Integral error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	NDIF	Differential error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	NFS	Full scale error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	Noff	Offset error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	_	Monotonicity		guaranteed	_	_	Vss ≤ Ain ≤ Vref
	VREF	Reference voltage	3.0V	_	VDD + 0.3	V	
	Vain	Analog input voltage	Vss - 0.3	_	VREF + 0.3	V	
	ZAIN	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
	IAD	A/D conversion current (VDD)	_	180	_	μА	Average current consumption when A/D is on. (Note 2)
	IREF	VREF input current (Note 3)	_	_	1 10	mA μA	During sampling All other times

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: These specifications apply if VREF = 3.0V and if VDD $\geq 3.0V$. Vin must be between VSS and VREF
 - 2: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
 - 3: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.
 - 4: Automotive operating range is Advance Information for this device.

FIGURE 21-11: A/D CONVERSION TIMING



Note 1: If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

TABLE 21-12: A/D CONVERSION REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
130	TAD	A/D clock period	PIC16C72	1.6	_	_	μs	Tosc based, VREF ≥ 3.0V
			PIC16LC72	2.0	_	_	μs	Tosc based, VREF full range
			PIC16C72	2.0	4.0	6.0	μs	A/D RC Mode
			PIC16LC72	3.0	6.0	9.0	μs	A/D RC Mode
131	TCNV	Conversion time (not including S/H time) (Note 1)		_	9.5TAD	_	_	
132	TACQ	Acquisition time		Note 2	20	_	μs	

^{*} These parameters are characterized but not tested.

Note 1: ADRES register may be read on the following TcY cycle.

2: See Section 13.1 for min conditions.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

22.0 ELECTRICAL CHARACTERISTICS FOR PIC16C73/74

Absolute Maximum Ratings †

Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, lik (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, lok (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (combined) (Note 3)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (combined) (Note 3)	200 mA
Maximum current sunk by PORTC and PORTD (combined) (Note 3)	200 mA
Maximum current sourced by PORTC and PORTD (combined) (Note 3)	200 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - Σ IOH} + Σ {(VDD - VO	H) $x \text{ IOH}$ + $\sum (\text{VOI } x \text{ IOL})$

- Note 2: Voltage spikes below Vss at the \overline{MCLR} pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the \overline{MCLR} pin rather than pulling this pin directly to Vss.
- Note 3: PORTD and PORTE are not implemented on the PIC16C73.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

© 1996 Microchip Technology Inc.

TABLE 22-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

RC IDD: 5 mA max. at 5.5V IDD: 2.7 mA typ. at 5.5V IDD: 2.7 mA typ. at 5.5V IDD: 3.8 mA max. at 3.0V IDD: 5 mA max. at 5.5V IDD: 5 mA max. at 4.V IDD: 5 mA max. at 5.V IDD: 5 mA m	၁ၭ၀	PIC16C73-04 PIC16C74-04	PIC16C73-10 PIC16C74-10	PIC16C73-20 PIC16C74-20	PIC16LC73-04 PIC16LC74-04	JW Devices
IDD: 5 mA max. at 5.5 V IDD: 2.7 mA typ. at 5.5 V IDD: 2.7 mA typ. at 5.5 V IDD: 2.7 mA typ. at 5.5 V IPD: 21 μA max. at 4V Freq: 4 MHz max. Freq: 4 MHz max. VDD: 4.0V to 6.0V VDD: 4.5V to 5.5V VDD: 4.5V to 5.5V IDD: 5 mA max. at 4V Freq: 4 MHz max. Freq: 4 MHz max. VDD: 4.5V to 5.5V VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 4.V Freq: 4 MHz max. Freq: 4 MHz max. 4 MHz max. 4 MHz max. VDD: 4.5V to 5.5V IDD: 1.5 μA typ. at 4.V IDD: 4.5V to 5.5V IDD: 1.5 μA typ. at 4.5V IDD: 1.5 μA typ. at 4.5V IDD: 3.0 mA max. at 5.5V IDD: 4.6V to 6.0V IDD: 1.5 μA typ. at 4.5V IDD: 1.5 μA typ. at 4.5V IDD: 52.5 μA typ. at 3.2 KHz, 4.0V IDD: 1.5 μA typ. at 4.5V IDD: 1.5 μA typ. at 4.5V IDD: 6.9 μA typ. at 4.0V IDD: IDD: IDD:		VDD: 4.0V to 6.0V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	VDD: 3.0V to 6.0V	VDD: 4.0V to 6.0V
IPD: 21 μA max. at 4V IPD: 1.5 μA typ. at 4V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max. 4 MHz max. 4 Freq: 4 MHz max. VDD: 4.0V to 6.0V VDD: 4.5V to 5.5V VDD: 4.5V to 5.5V IDD: 5 mA max. at 4V Freq: 4 MHz max. 4 VD: 4.5V to 5.5V IPD: 2.7 mA typ. at 4V Freq: 4 MHz max. 4 VD: 4.5V to 5.5V VDD: 4.5V to 5.5V VDD: 4.5V to 5.5V VDD: 4.5V to 5.5V IDD: 1.5 μA typ. at 4.5V IDD: 1.5 μA typ. at 4.5V IDD: 1.5 μA typ. at 4.5V IPD: 1.5 μA typ. at 4.5V IDD: 1.5 μA typ. at 4.5V IDD: 1.5 μA typ. at 4.5V IPD: 4.0V to 6.0V Freq: 10 MHz max. Freq: 10 mot use in LP mode IPD: 52.5 μA typ. at 4.0V Do not use in LP mode Do not use in LP mode Pont use in LP mode	٥	5 mA max. at 5.5V	IDD: 2.7 mA typ. at 5.5V	IDD: 2.7 mA typ. at 5.5V	IDD: 3.8 mA max. at 3.0V	IDD: 5 mA max. at 5.5V
Freq: 4 MHz max. Freq: 4 MHz max. Freq: 4 MHz max. VDD: 4.0V to 6.0V VDD: 4.5V to 5.5V VDD: 4.5V to 5.5V IDD: 5 mA max. at 5.5V IDD: 2.7 mA typ. at 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max. Freq: 4 MHz max. Freq: 4 MHz max. VDD: 4.5V to 5.5V VDD: 4.5V to 5.5V IDD: 1.5 μA typ. at 5.5V IDD: 4.5V to 5.5V IDD: 4.5V to 5.5V IPD: 1.5 μA typ. at 4.5V IDD: 4.5V to 5.5V IDD: 4.5V to 5.5V IPD: 1.5 μA typ. at 4.5V IDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V IPD: 1.5 μA typ. at 4.5V IPD: 1.5 μA typ. at 4.5V IPD: 4.0V to 6.0V Freq: 10 MHz max. Freq: 20 MHz max. IPD: 5.5.5 μA typ. at 4.0V Do not use in LP mode Do not use in LP mode Freq: 200 kHz max. Freq: 200 kHz max. Freq: 200 kHz max.	2		IPD: 1.5 μA typ. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 13.5 μA max. at 3V	IPD: 21 μA max. at 4V
VDD: 4.0V to 6.0V VDD: 4.5V to 5.5V VDD: 4.5V to 5.5V IDD: 5 mA max. at 5.5V IDD: 2.7 mA typ. at 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max. Freq: 4 MHz max. VDD: 4.5V to 5.5V VDD: 4.5V to 5.5V VDD: 4.5V to 5.5V IDD: 1.5 μA typ. at 4.5V IDD: 1.5 μA typ. at 4.5V IDD: 3.0 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V IPD: 1.5 μA typ. at 4.5V IPD: 1.5 μA typ. at 4.5V IPD: 4.0V to 6.0V Freq: 10 MHz max. Freq: 20 MHz max. VDD: 4.0V to 6.0V Do not use in LP mode Do not use in LP mode Preq: IPD: 0.9 μA typ. at 4.0V Preq: 200 MHz max. Preq: Preq:			Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.
IDD: 5 mA max. at 5.5 V IDD: 2.7 mA typ. at 5.5 V IDD: 2.7 mA typ. at 5.5 V IPD: 21 μA max. at 4V IPD: 1.5 μA typ. at 4V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max. Freq: 4 MHz max. Freq: 4 MHz max. VDD: 4.5V to 5.5V VDD: 4.5V to 5.5V VDD: 4.5V to 5.5V IDD: 1.5 μA typ. at 4.5V IDD: 1.5 μA typ. at 4.5V IPD: 1.5 μA typ. at 4.5V Freq: 4 MHz max. Freq: 10 MHz max. Freq: 1.5 μA typ. at 4.5V Freq: 4 MHz max. Freq: 10 MHz max. Freq: 20 MHz max. VDD: 4.0V to 6.0V Freq: 10 mot use in LP mode Do not use in LP mode IPD: 0.9 μA typ. at 4.0V Freq: 200 kHz max. Freq: 200 mot use in LP mode		VDD: 4.0V to 6.0V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	VDD: 3.0V to 6.0V	VDD: 4.0V to 6.0V
IPD: 21 μA max. at 4V IPD: 1.5 μA typ. at 4V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max. Freq: 4 MHz max. Freq: 4 MHz max. VDD: 4.5V to 5.5V VDD: 4.5V to 5.5V VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V IDD: 15 mA max. at 5.5V IDD: 30 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V IPD: 1.5 μA typ. at 4.5V IPD: 1.5 μA typ. at 4.5V VDD: 4.0V to 6.0V Freq: 10 MHz max. Freq: 20 MHz max. IPD: 52.5 μA typ. at 32 KHz, 4.0V Do not use in LP mode Do not use in LP mode Preq: IPD: 0.9 μA typ. at 4.0V Freq: 200 kHz max. Preq: 200 hot use in LP mode	>	IDD: 5 mA max. at 5.5V		IDD: 2.7 mA typ. at 5.5V	IDD: 3.8 mA max. at 3.0V	IDD: 5 mA max. at 5.5V
Freq: 4 MHz max. Freq: 4 MHz max. Freq: 4 MHz max. VDD: 4.5V to 5.5V VDD: 4.5V to 5.5V VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V IDD: 15 mA max. at 5.5V IDD: 30 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V IPD: 1.5 μA typ. at 4.5V IPD: 30 mA max. at 5.5V Freq: 4 MHz max. Freq: 10 MHz max. Freq: 20 MHz max. VDD: 4.0V to 6.0V Freq: 10 MHz max. Freq: 20 MHz max. IPD: 5.5.5 μA typ. at 32 KHz, 4.0V Do not use in LP mode Do not use in LP mode Freq: 200 KHz max. Freq: 200 KHz max. Pred: 200 KHz max.	<u>-</u>	IPD: 21 μA max. at 4V		IPD: 1.5 μA typ. at 4V	IPD: 13.5 μA max. at 3V	IPD: 21 μA max. at 4V
VDD: 4.5V to 5.5V VDD: 4.5V to 5.5V VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V IDD: 15 mA max. at 5.5V IDD: 30 mA max. at 5.5V IPD: 1.5 µA typ. at 4.5V IPD: 1.5 µA typ. at 4.5V IPD: 1.5 µA typ. at 4.5V Freq: 4 MHz max. Freq: 10 MHz max. Freq: 20 MHz max. VDD: 4.0V to 6.0V Do not use in LP mode Do not use in LP mode Do not use in LP mode IPD: 0.9 µA typ. at 4.0V Freq: 200 kHz max. Do not use in LP mode		Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.
Ibb: 13.5 mA typ. at 5.5V Ibb: 15 mA max. at 5.5V Ibb: 30 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V IPD: 1.5 μA typ. at 4.5V IPD: 1.5 μA typ. at 4.5V Freq: 4 MHz max. Freq: 10 MHz max. Freq: 20 MHz max. VDD: 4.0V to 6.0V Processin LP mode Do not use in LP mode IPD: 52.5 μA typ. at 32 kHz, 4.0V Do not use in LP mode Processin LP mode Freq: 200 kHz max. Freq: 200 kHz max. Processin LP mode		VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V		VDD: 4.5V to 5.5V
IPD: 1.5 μA typ. at 4.5V IPD: 1.5 μA typ. at 4.5V IPD: 1.5 μA typ. at 4.5V Freq: 4 MHz max. Freq: 10 MHz max. Freq: 20 MHz max. VDD: 4.0V to 6.0V IDD: 52.5 μA typ. at 32 kHz, 4.0V Do not use in LP mode IPD: 0.9 μA typ. at 4.0V Preq: 200 kHz max. Do not use in LP mode	ŭ	IDD: 13.5 mA typ. at 5.5V	IDD: 15 mA max. at 5.5V	IDD: 30 mA max. at 5.5V	00 mm	IDD: 30 mA max. at 5.5V
Freq: 4 MHz max. Freq: 20 MHz max. VDD: 4.0V to 6.0V LDD: 52.5 μA typ. at 32 kHz, 4.0V Do not use in LP mode IPD: 0.9 μA typ. at 4.0V Do not use in LP mode Do not use in LP mode Freq: 200 kHz max. Freq: 200 kHz max. Do not use in LP mode	2	IPD: 1.5 μA typ. at 4.5V	IPD: 1.5 μA typ. at 4.5V			IPD: 1.5 μA typ. at 4.5V
VDD: 4.0V to 6.0V IDD: 52.5 μA typ. at 32 kHz, 4.0V IPD: 0.9 μA typ. at 4.0V Freq: 200 kHz max.		Freq: 4 MHz max.	Freq: 10 MHz max.	Freq: 20 MHz max.		Freq: 20 MHz max.
IDD: 52.5 μA typ. at 32 kHz, 4.0V Do not use in LP mode Do not use in LP mode Freq: 200 kHz max.		VDD: 4.0V to 6.0V			VDD: 3.0V to 6.0V	VDD: 3.0V to 6.0V
IPD: 0.9 μA typ. at 4.0V DO INSTITUTE INDUSTRIES DO INSTITUTE DO INSTITUTE IPD: 13.5 μA max. at 3.0V Freq: 200 kHz max. Freq: 200 kHz max. 200 kHz max.	_	IDD: 52.5 µA typ. at 32 kHz, 4.0V		October 10 mode	IDD: 48 μA max. at 32 kHz, 3.0V	IDD: 48 μA max. at 32 kHz, 3.0V
Freq: 200 kHz max.	5	IPD: 0.9 μA typ. at 4.0V			IPD: 13.5 μA max. at 3.0V	IPD: 13.5 μA max. at 3.0V
		Freq: 200 kHz max.			Freq: 200 kHz max.	Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

22.1 DC Characteristics: PIC16C73-04 (Commercial, Industrial)

PIC16C74-04 (Commercial, Industrial) PIC16C73-10 (Commercial, Industrial) PIC16C74-10 (Commercial, Industrial) PIC16C73-20 (Commercial, Industrial)

PIC16C74-20 (Commercial, Industrial)

DC CH	ARACTERISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial and 0°C ≤ TA ≤ +70°C for commercial						
Param No.	Characteristic	Sym	Min	Typ†	Max	Units	Conditions	
D001 D001A	Supply Voltage	VDD	4.0 4.5	-	6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration	
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V	Device in SLEEP mode	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details	
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details	
D010	Supply Current (Note 2,5)	ldd	-	2.7	5	mA	XT, RC osc configuration (PIC16C74-04) FOSC = 4 MHz, VDD = 5.5V (Note 4)	
D013			-	13.5	30	mA	HS osc configuration (PIC16C74-20) Fosc = 20 MHz, VDD = 5.5V	
D020 D021 D021A	Power-down Current (Note 3,5)	IPD		10.5 1.5 1.5	42 21 24	μΑ μΑ μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -0°C to +70°C VDD = 4.0V, WDT disabled, -40°C to +85°C	

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD

MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.

PIC16C7X

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

22.2 DC Characteristics: PIC16LC73-04 (Commercial, Industrial) PIC16LC74-04 (Commercial, Industrial)

DC CHARACTERISTICS				Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{Ta} \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq \text{Ta} \leq +70^{\circ}\text{C}$ for commercial						
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions			
D001	Supply Voltage	VDD	3.0	-	6.0	V	LP, XT, RC osc configuration (DC - 4 MHz)			
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V	Device in SLEEP mode			
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	٧	See section on Power-on Reset for details			
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details			
D010	Supply Current (Note 2,5)	IDD	-	2.0	3.8	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 3.0V (Note 4)			
D010A			-	22.5	48	μΑ	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled			
D020	Power-down Current	IPD	-	7.5	30	μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C			
D021	(Note 3,5)		-	0.9	13.5	μΑ	VDD = 3.0V, WDT disabled, 0°C to +70°C			
D021A			-	0.9	18	μΑ	VDD = 3.0V, WDT disabled, -40°C to +85°C			

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
 - MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
 - 5: Timer1 oscillator (when enabled) adds approximately 20 µA to the specification. This value is from characterization and is for design guidance only. This is not tested.

22.3 DC Characteristics: PIC16C73-04 (Commercial, Industrial)

PIC16C74-04 (Commercial, Industrial) PIC16C73-10 (Commercial, Industrial) PIC16C74-10 (Commercial, Industrial) PIC16C73-20 (Commercial, Industrial) PIC16C74-20 (Commercial, Industrial) PIC16LC73-04 (Commercial, Industrial) PIC16LC74-04 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated)

Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial and

 0° C $\leq TA \leq +70^{\circ}$ C for commercial

Operating voltage VDD range as described in DC spec Section 22.1 and Section 22.2.

Characteristic Min Max Param Sym Units Conditions Typ No. t Input Low Voltage I/O ports VIL D030 with TTL buffer Vss 0.5V ٧ with Schmitt Trigger buffer D031 Vss 0.2VDD ٧ D032 MCLR, RA4/T0CKI,OSC1 Vss 0.2VDD V (in RC mode) D033 OSC1 (in XT, HS and LP) Vss 0.3VDD ٧ Note1 Input High Voltage I/O ports VIH D040 with TTL buffer $4.5V \le VDD \le 5.5V$ 2.0 VDD ٧ D040A 0.8Vpp VDD ٧ For VDD > 5.5V or VDD < 4.5V D041 0.8Vpp VDD V For entire VDD range with Schmitt Trigger buffer MCLR, RA4/T0CKI, RC7:RC4, D042 DDV8.0 VDD V RD7:RD4, RB0/INT, RE2:RE0 D042A OSC1 (XT, HS and LP) 0.7VDD Vdd ٧ Note1 D043 0.9Vpp OSC1 (in RC mode) VDD V D070 PORTB weak pull-up current **I**PURB 50 250 400 цΑ VDD = 5V, VPIN = VSS Input Leakage Current (Notes 2, 3) D060 I/O ports lıL ±1 $Vss \le VPIN \le VDD$, Pin at hi-impedance D061 MCLR, RA4/T0CKI ±5 $Vss \le Vpin \le Vdd$ μΑ D063 OSC₁ Vss ≤ VPIN ≤ VDD, XT, HS and LP osc ±5 μΑ configuration **Output Low Voltage** D080 I/O ports Vol 0.6 ٧ IOL = 8.5 mA, VDD = 4.5 V,-40°C to +85°C D083 OSC2/CLKOUT (RC osc config) 0.6 IOL = 1.6 mA, VDD = 4.5 V,-40°C to +85°C

DC CHARACTERISTICS

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as coming out of the pin.

DC CHA	ARACTERISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}$ for commercial Operating voltage VDD range as described in DC spec Section 22.1 and Section 22.2.								
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions			
No.				†						
	Output High Voltage									
D090	I/O ports (Note 3)	Vон	VDD - 0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5 V, -40 °C to $+85$ °C			
D092	OSC2/CLKOUT (RC osc config)		VDD - 0.7	-	-	V	IOH = -1.3 mA, VDD = $4.5V$, -40° C to $+85^{\circ}$ C			
	Capacitive Loading Specs on									
	Output Pins									
D100	OSC2 pin	Cosc ₂	-	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.			
D101	All I/O pins and OSC2 (in RC	Cio	_	-	50	pF				
D102	mode) SCL, SDA in I ² C mode	Св	-	-	400	pF				

- Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.
 - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as coming out of the pin.

22.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS3. Tcc:st(I²C specifications only)2. TppS4. Ts(I²C specifications only)

T F Frequency T Time

Lowercase letters (pp) and their meanings:

рр			
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	t0	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR


Uppercase letters and their meanings:

S			
F	Fall	Р	Period
Н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low

Tcc:st (I²C specifications only)

CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		

FIGURE 22-1: LOAD CONDITIONS



22.5 <u>Timing Diagrams and Specifications</u>

FIGURE 22-2: EXTERNAL CLOCK TIMING




TABLE 22-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.							
	Fos	External CLKIN Frequency	DC	_	4	MHz	XT and RC osc mode
		(Note 1)	DC	_	4	MHz	HS osc mode (PIC16C73-04, PIC16C74-04)
			DC	_	20	MHz	HS osc mode (PIC16C73-20, PIC16C74-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	-	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	4	MHz	HS osc mode (PIC16C73-04, PIC16C74-04)
			4	_	10	MHz	HS osc mode (PIC16C73-10, PIC16C74-10)
			4	_	20	MHz	HS osc mode (PIC16C73-20, PIC16C74-20)
			5		200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	-	_	ns	XT and RC osc mode
		(Note 1)	250	_	_	ns	HS osc mode (PIC16C73-04, PIC16C74-04)
			100	_		ns	HS osc mode (PIC16C73-10, PIC16C74-10)
			50	_	_	ns	HS osc mode (PIC16C73-20, PIC16C74-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250			ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (PIC16C73-04, PIC16C74-04)
			100	_	250	ns	HS osc mode (PIC16C73-10, PIC16C74-10)
			50	_	250	ns	HS osc mode (PIC16C73-20, PIC16C74-20)
			5	_	_	μs	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	200	_	DC	ns	Tcy = 4/Fosc

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

TABLE 22-2: EXTERNAL CLOCK TIMING REQUIREMENTS (Cont.'d)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
3	TosL,	External Clock in (OSC1) High or	50	_	_	ns	XT oscillator
	TosH	Low Time	2.5	_	_	μs	LP oscillator
			15	_	_	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise or	_	_	25	ns	XT oscillator
	TosF	Fall Time	_	_	50	ns	LP oscillator
			_	_	15	ns	HS oscillator

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 22-3: CLKOUT AND I/O TIMING




TABLE 22-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓		_	75	200	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑	_	75	200	ns	Note 1	
12*	TckR	CLKOUT rise time		_	35	100	ns	Note 1
13*	TckF	CLKOUT fall time		_	35	100	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out vali	d	_	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOL	JT ↑	0.25Tcy + 25	_	_	ns	Note 1
16*	TckH2ioI	Port in hold after CLKOUT	0			ns	Note 1	
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid		_	50	150	ns	
18*	TosH2ioI	OSC1↑ (Q2 cycle) to	PIC16C73/74	100	_		ns	
		Port input invalid (I/O in hold time)	PIC16LC73/74	200	_	_	ns	
19*	TioV2osH	Port input valid to OSC11	(I/O in setup time)	0	_		ns	
20*	TioR	Port output rise time	PIC16C73/74	_	10	25	ns	
			PIC16LC73/74	_	_	60	ns	
21*	TioF	Port output fall time	PIC16C73/74	_	10	25	ns	
			PIC16LC73/74	_	_	60	ns	
22††*	Tinp	INT pin high or low time	Tcy	_	_	ns		
23††*	Trbp	RB7:RB4 change INT high	or low time	Tcy	_		ns	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{††} These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

FIGURE 22-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




TABLE 22-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	100	_	_	ns	$VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7*	18	33*	ms	VDD = 5V, -40 °C to $+85$ °C
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_	_	Tosc = OSC1 period
33	Tpwrt	Power up Timer Period	28*	72	132*	ms	$VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	100	ns	

These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 22-5: TIMERO AND TIMER1 CLOCK TIMINGS




TABLE 22-5: TIMERO AND TIMER1 CLOCK REQUIREMENTS

Param No.	Sym	Characteristic	С		Min	Тур†	Max	Units	Conditions		
40*	Tt0H	T0CKI High P	ulse Width	No Prescaler	0.5Tcy + 20	_	_	ns			
				With Prescaler	10	_	_	ns			
41*	TtOL	T0CKI Low Pu	ılse Width	No Prescaler	0.5Tcy + 20	_	_	ns			
				With Prescaler	10*	_	_	ns			
42*	Tt0P	T0CKI Period		Greater of: 20μs or <u>Tcy + 40</u> N	_	I	ns	N = prescale value (1, 2, 4,, 256)			
45*	Tt1H	T1CKI High	Synchronous, no p	rescaler	0.5Tcy + 20	_	_	ns			
		Time	Ime	Time	Synchronous,	PIC16C73/74	15	_	_	ns	
			with prescaler	PIC16LC73/74	25	_	-	ns			
			Asynchronous		2TcY	_		ns			
46*	Tt1L	T1CKI Low Time	Synchronous, no prescaler		0.5Tcy + 20	_	_	ns			
			Synchronous,	PIC16C73/74	15	_	_	ns			
			with prescaler	PIC16LC73/74	25	_	_	ns			
			Asynchronous		2TcY	_	_	ns			
47*	Tt1P	T1CKI input period	Synchronous		Greater of: 20μs or <u>TCY + 40</u> N	_	_	ns	N = prescale value (1, 2, 4, 8)		
			Asynchronous		Greater of: 20μs or 4Tcy	_	_	ns			
	Ft1		tor input frequency r bled by setting the T	DC	_	200	kHz				
48	Tcke2tmrl	Delay from ext	ternal clock edge to	timer increment	2Tosc	_	7Tosc	_			

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

FIGURE 22-6: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 22-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Parameter No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
50*	TccL	CCP1 and CCP2			0.5Tcy + 20		_	ns	
		input low time		PIC16C73/74	10	_	_	ns	
			With Prescaler	PIC16LC73/74	20	_	_	ns	
51*	TccH	CCP1 and CCP2 No Prescaler		0.5Tcy + 20	_	_	ns		
	ir	input high time	With Prescaler	PIC16C73/74	10	_	_	ns	
				PIC16LC73/74	20	_	_	ns	
52*	TccP	CCP1 and CCP2 in	nput period		3Tcy + 40 N	_	_	ns	N = prescale value (1,4 or 16)
53*	TccR	CCP1 and CCP2 of	output fall time	PIC16C73/74	_	10	25	ns	
		PIC16LC73/74		PIC16LC73/74	_	25	45	ns	
54*	TccF	CCP1 and CCP2 of	2 output fall time PIC16C73		_	10	25	ns	
				PIC16LC73/74	_	25	45	ns	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A |

FIGURE 22-7: PARALLEL SLAVE PORT TIMING (PIC16C74)




TABLE 22-7: PARALLEL SLAVE PORT REQUIREMENTS (PIC16C74)

Parameter No.	Sym	Characteristic			Тур†	Max	Units	Conditions
62	TdtV2wrH	Data in valid before WR↑ or CS↑ (setup time)	20	_	_	ns		
63*	TwrH2dtl	R↑ or CS↑ to data–in invalid (hold time) PIC16C74		20	_	_	ns	
			PIC16LC74	35	_	_	ns	
64	TrdL2dtV	RD↓ and CS↓ to data–out valid			_	80	ns	
65	TrdH2dtl	RD↑ or CS↓ to data–out invalid		10	_	30	ns	

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

FIGURE 22-8: SPI MODE TIMING




TABLE 22-8: SPI MODE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input	Tcy	_	_	ns	
71	TscH	SCK input high time (slave mode)	Tcy + 20	_	_	ns	
72	TscL	SCK input low time (slave mode)	Tcy + 20	_	_	ns	
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	50	_	_	ns	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	50	_	_	ns	
75	TdoR	SDO data output rise time	_	10	25	ns	
76	TdoF	SDO data output fall time	_	10	25	ns	
77	TssH2doZ	SS↓ to SDO output hi-impedance	10	_	50	ns	
78	TscR	SCK output rise time (master mode)	_	10	25	ns	
79	TscF	SCK output fall time (master mode)	_	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge	_	_	50	ns	

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 22-9: I²C BUS START/STOP BITS TIMING




TABLE 22-9: I²C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур	Max	Units	Conditions
90	Tsu:sta	START condition	100 kHz mode	4700	_	_	ns	Only relevant for repeated START
		Setup time	400 kHz mode	600	_	_	113	condition
91	THD:STA	START condition	100 kHz mode	4000	_	_	ns	After this period the first clock
		Hold time	400 kHz mode	600	_	_	113	pulse is generated
92	Tsu:sto	STOP condition	100 kHz mode	4700	_	_	ns	
		Setup time	400 kHz mode	600	_	_	113	
93	THD:STO	STOP condition	100 kHz mode	4000	_	_	ns	
		Hold time	400 kHz mode	600	_	_	113	

FIGURE 22-10: I²C BUS DATA TIMING




TABLE 22-10: I²C BUS DATA REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Max	Units	Conditions
100	THIGH	Clock high time	100 kHz mode	4.0	_	μs	PIC16C73/74 must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μs	PIC16C73/74 must operate at a minimum of 10 MHz
			SSP Module	1.5TcY			
101	TLOW	Clock low time	100 kHz mode	4.7		μs	PIC16C73/74 must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μѕ	PIC16C73/74 must operate at a minimum of 10 MHz
			SSP Module	1.5TcY	_		
102	Tr	SDA and SCL rise	100 kHz mode	T -	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
103	TF	SDA and SCL fall time	100 kHz mode	_	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
90	Tsu:sta	START condition	100 kHz mode	4.7	_	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	_	μs	START condition
91	THD:STA	START condition hold	100 kHz mode	4.0	_	μs	After this period the first clock
		time	400 kHz mode	0.6	_	μs	pulse is generated
106	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data input setup time	100 kHz mode	250	_	ns	Note 2
			400 kHz mode	100	_	ns	
92	Tsu:sto	STOP condition setup	100 kHz mode	4.7		μs	
		time	400 kHz mode	0.6	_	μs	
109	Таа	Output valid from	100 kHz mode	_	3500	ns	Note 1
		clock	400 kHz mode	_	_	ns	
110	TBUF	Bus free time	100 kHz mode	4.7		μs	Time the bus must be free
			400 kHz mode	1.3	_	μs	before a new transmission can start
	Cb	Bus capacitive loading		_	400	pF	1-61

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

^{2:} A fast-mode l²C-bus device can be used in a standard-mode l²C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode l²C bus specification) before the SCL line is released.

FIGURE 22-11: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 22-11: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE) Clock high to data out valid	PIC16C73/74 PIC16LC73/74		_	80 100	ns ns	
121	Tckrf	Clock out rise time and fall time (Master Mode)	PIC16C73/74 PIC16LC73/74	_	_	45 50	ns ns	
122	Tdtrf	Data out rise time and fall time	PIC16C73/74 PIC16LC73/74	_	— —	45 50	ns ns	

^{†:} Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 22-12: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 22-12: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckl	SYNC RCV (MASTER & SLAVE) Data hold before CK ↓ (DT hold time)	15	_	_	ns	
126	TckL2dtl	Data hold after CK ↓ (DT hold time)	15	_	_	ns	

^{†:} Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 22-13: A/D CONVERTER CHARACTERISTICS:

PIC16C73-04 (COMMERCIAL, INDUSTRIAL) PIC16C74-04 (COMMERCIAL, INDUSTRIAL) PIC16C73-10 (COMMERCIAL, INDUSTRIAL) PIC16C74-10 (COMMERCIAL, INDUSTRIAL) PIC16C73-20 (COMMERCIAL, INDUSTRIAL) PIC16C74-20 (COMMERCIAL, INDUSTRIAL)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	NR	Resolution	_	_	8-bits	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	NINT	Integral error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	NDIF	Differential error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	NFS	Full scale error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	Noff	Offset error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	_	Monotonicity	_	guaranteed	_	_	Vss ≤ Ain ≤ Vref
	VREF	Reference voltage	3.0V	_	VDD + 0.3	V	
	VAIN	Analog input voltage	Vss - 0.3	_	VREF + 0.3	V	
	ZAIN	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
	IAD	A/D conversion current (VDD)	_	180	_	μА	Average current consumption when A/D is on. (Note 1)
	IREF	VREF input current (Note 2)	_	_	1 10	mA μA	During sampling All other times

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

^{2:} VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

TABLE 22-14: A/D CONVERTER CHARACTERISTICS: PIC16LC73-04 (COMMERCIAL, INDUSTRIAL) PIC16LC74-04 (COMMERCIAL, INDUSTRIAL)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	NR	Resolution	_	_	8-bits	_	VREF = VDD = 3.0V (Note 1)
	NINT	Integral error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	NDIF	Differential error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	NFS	Full scale error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	Noff	Offset error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	_	Monotonicity	_	guaranteed	_	_	Vss ≤ Ain ≤ Vref
	VREF	Reference voltage	3.0V	_	VDD + 0.3	V	
	Vain	Analog input voltage	Vss - 0.3	_	VREF + 0.3	V	
	Zain	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
	IAD	A/D conversion current (VDD)	_	90	_	μА	Average current consumption when A/D is on. (Note 2)
	IREF	VREF input current (Note 3)	_	_	1 10	mA μA	During sampling All other times

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: These specifications apply if VREF = 3.0V and if VDD ≥ 3.0V. VIN must be between VSS and VREF
 - 2: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
 - 3: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

FIGURE 22-13: A/D CONVERSION TIMING




TABLE 22-15: A/D CONVERSION REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
130	TAD	A/D clock period	PIC16C73/74	1.6	_	_	μs	Tosc based, VREF ≥ 3.0V
			PIC16LC73/74	2.0		_	μs	Tosc based, VREF full range
			PIC16C73/74	2.0	4.0	6.0	μs	A/D RC Mode
			PIC16LC73/74	3.0	6.0	9.0	μs	A/D RC Mode
131	TCNV	Conversion time (not including S/H time) (Note 1)		_	9.5TAD	_	_	
132	TACQ	Acquisition time		Note 2	20	_	μs	

^{*} These parameters are characterized but not tested.

Note 1: ADRES register may be read on the following TcY cycle.

2: See Section 13.1 for min conditions.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16C7X

 Applicable Devices
 710
 71
 711
 72
 73
 73A
 74
 74A

NOTES:

23.0 ELECTRICAL CHARACTERISTICS FOR PIC16C73A/74A

Absolute Maximum Ratings †

Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, Iik (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, lok (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (combined) (Note 3)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (combined) (Note 3)	200 mA
Maximum current sunk by PORTC and PORTD (combined) (Note 3)	200 mA
Maximum current sourced by PORTC and PORTD (combined) (Note 3)	200 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - Σ IOH} + Σ {(VDD - VOI	H) $x IOH$ + $\sum (VOI x IOL)$

- Note 2: Voltage spikes below Vss at the \overline{MCLR} pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the \overline{MCLR} pin rather than pulling this pin directly to Vss.
- Note 3: PORTD and PORTE are not implemented on the PIC16C73A.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

© 1996 Microchip Technology Inc.

TABLE 23-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C73A-04 PIC16C74A-04	PIC16C73A-10 PIC16C74A-10	PIC16C73A-20 PIC16C74A-20	PIC16LC73A-04 PIC16LC74A-04	JW Devices
	VDD: 4.0V to 6.0V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	VDD: 2.5V to 6.0V	VDD: 4.0V to 6.0V
٥	IDD: 5 mA max. at 5.5V	IDD: 2.7 mA typ. at 5.5V	IDD: 2.7 mA typ. at 5.5V	IDD: 3.8 mA max. at 3.0V	IDD: 5 mA max. at 5.5V
2	IPD: 16 μA max. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 5 μA max. at 3V	IPD: 16 μA max. at 4V
	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.
	VDD: 4.0V to 6.0V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	VDD: 2.5V to 6.0V	VDD: 4.0V to 6.0V
>	IDD: 5 mA max. at 5.5V	IDD: 2.7 mA typ. at 5.5V	IDD: 2.7 mA typ. at 5.5V	IDD: 3.8 mA max. at 3.0V	IDD: 5 mA max. at 5.5V
ξ	IPD: 16 μA max. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 5 μA max. at 3V	IPD: 16 μA max. at 4V
	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.
	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	Vpb: 4.5V to 5.5V		VDD: 4.5V to 5.5V
2	IDD: 13.5 mA typ. at 5.5V	IDD: 10 mA max. at 5.5V	IDD: 10 mA max. at 5.5V IDD: 20 mA max. at 5.5V		IDD: 20 mA max. at 5.5V
2	IPD: 1.5 μA typ. at 4.5V	IPD: 1.5 μA typ. at 4.5V	IPD: 1.5 μA typ. at 4.5V		IPD: 1.5 μA typ. at 4.5V
	Freq: 4 MHz max.	Freq: 10 MHz max.	Freq: 20 MHz max.		Freq: 20 MHz max.
	VDD: 4.0V to 6.0V			VDD: 2.5V to 6.0V	VDD: 2.5V to 6.0V
_	IDD: 52.5 μA typ. at 32 kHz, 4.0V	- ci co: +ca co	- i co: +cc cd	IDD: 48 µA max. at 32 kHz, 3.0V IDD: 48 µA max. at 32 kHz, 3.0V	IDD: 48 µA max. at 32 kHz, 3.0V
5	IPD: 0.9 μA typ. at 4.0V			IPD: 5.0 μA max. at 3.0V	IPD: 5.0 μA max. at 3.0V
	Freq: 200 kHz max.			Freq: 200 kHz max.	Freq: 200 kHz max.
F	les notellines stockers and its so half and	it was beautiful and the state of	/ / / / / / / / / / / / / / / / / / /	TT.	and the section of th

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device

23.1 DC Characteristics: PIC16C73A-04 (Commercial, Industrial, Automotive)

PIC16C74A-04 (Commercial, Industrial, Automotive)

PIC16C73A-10 (Commercial, Industrial, Automotive)

PIC16C74A-10 (Commercial, Industrial, Automotive)

PIC16C73A-20 (Commercial, Industrial, Automotive)

PIC16C74A-20 (Commercial, Industrial, Automotive)

Standard Operating Conditions (unless otherwise stated)

DC CHARACTERISTICS

Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for automotive, $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial and

 0° C $\leq TA \leq +70^{\circ}$ C for commercial

Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001 D001A	Supply Voltage	VDD	4.0 4.5	-	6.0 5.5	V	XT, RC and LP osc configuration HS osc configuration
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V	Device in SLEEP mode
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN bit in configuration word enabled
			3.7	4.0	4.4	V	Automotive Range Only
D010	Supply Current (Note 2,5)	IDD	-	2.7	5	mA	XT, RC osc configuration (PIC16C73A-04) FOSC = 4 MHz, VDD = 5.5V (Note 4)
D013			-	10	20	mA	HS osc configuration (PIC16C73A-20) Fosc = 20 MHz, VDD = 5.5V
D015*	Brown-out Reset Current (Note 6)	Δlbor	-	350	425	μΑ	BOR enabled VDD = 5.0V
D020	Power-down Current	IPD	-	10.5	42	μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C
D021	(Note 3,5)		-	1.5	16	μΑ	$VDD = 4.0V$, WDT disabled, $-0^{\circ}C$ to $+70^{\circ}C$
D021A			-	1.5	19	μΑ	VDD = 4.0V, WDT disabled, -40°C to +85°C
D021B			-	2.5	19	μΑ	VDD = 4.0V, WDT disabled, -40°C to +125°C
D023*	Brown-out Reset Current (Note 6)	Δlbor	-	350	425	μΑ	BOR enabled VDD = 5.0V

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IDD measurement.

23.2 DC Characteristics: PIC16LC73A-04 (Commercial, Industrial) PIC16LC74A-04 (Commercial, Industrial)

DC CHA	RACTERISTICS		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}$ for commercial							
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions			
D001	Supply Voltage	VDD	2.5	-	6.0	V	LP, XT, RC osc configuration (DC - 4 MHz)			
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V	Device in SLEEP mode			
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details			
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details			
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN bit in configuration word enabled			
D010	Supply Current (Note 2,5)	IDD	-	2.0	3.8	mA	XT, RC osc configuration FOSC = 4 MHz, VDD = 3.0V (Note 4)			
D010A			-	22.5	48	μΑ	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled			
D015*	Brown-out Reset Current (Note 6)	ΔIBOR	-	350	425	μΑ	BOR enabled VDD = 3.0V			
D020	Power-down Current	IPD	-	7.5	30	μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C			
D021 D021A	(Note 3,5)		-	0.9	5 5	μΑ	VDD = 3.0V, WDT disabled, 0°C to +70°C			
_	Drawn aut Daast Comment	Albos	-		_	μΑ	VDD = 3.0V, WDT disabled, -40°C to +85°C			
D023*	Brown-out Reset Current (Note 6)	Δlbor	-	350	425	μΑ	BOR enabled VDD = 3.0V			

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD

MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

23.3 DC Characteristics: PIC16C73A-04 (Commercial, Industrial, Automotive)

PIC16C74A-04 (Commercial, Industrial, Automotive)
PIC16C73A-10 (Commercial, Industrial, Automotive)
PIC16C74A-10 (Commercial, Industrial, Automotive)
PIC16C73A-20 (Commercial, Industrial, Automotive)
PIC16C74A-20 (Commercial, Industrial, Automotive)

PIC16LC73A-04 (Commercial, Industrial) PIC16LC74A-04 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated)

Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for automotive,

-40°C \leq TA \leq +85°C for industrial and 0°C \leq TA \leq +70°C for commercial

Operating voltage VDD range as described in DC spec Section 23.1 and

Section 23.2.

Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions
No.				t			
	Input Low Voltage						
	I/O ports	VIL					
D030	with TTL buffer		Vss	-	0.5V	V	
D031	with Schmitt Trigger buffer		Vss	-	0.2VDD	V	
D032	MCLR, RA4/T0CKI,OSC1		Vss	-	0.2VDD	V	
	(in RC mode)						
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3VDD	V	Note1
	Input High Voltage						
	I/O ports	VIH		-			
D040	with TTL buffer		2.0	-	Vdd	V	$4.5V \le VDD \le 5.5V$
D040A			0.8VDD	-	Vdd	V	For VDD > 5.5V or VDD < 4.5V
D041	with Schmitt Trigger buffer		0.8VDD	-	Vdd	V	For entire VDD range
D042	MCLR, RA4/T0CKI, RC7:RC4,		0.8VDD	-	Vdd	V	
	RD7:RD4, RB0/INT						
D042A	RE2:RE0, OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1
D043	OSC1 (in RC mode)		0.9Vdd	-	Vdd	V	
D070	PORTB weak pull-up current	IPURB	50	250	400	μΑ	VDD = 5V, VPIN = VSS
	Input Leakage Current						
	(Notes 2, 3)						
D060	I/O ports	lıL	-	-	±1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at hi-imped-
							ance
D061	MCLR, RA4/T0CKI		-	-	±5	μΑ	Vss ≤ Vpin ≤ Vdd
D063	OSC1		-	-	±5	μΑ	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

DC CHARACTERISTICS

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as coming out of the pin.

DC CHARACTERISTICS

Applicable Devices 710 71 711 72 73 73A 74 74A

Standard Operating Conditions (unless otherwise stated)

Operating temperature -40°C \leq TA \leq +125°C for automotive,

-40°C ≤ TA ≤ +85°C for industrial and

0°C ≤ TA ≤ +70°C for commercial

Operating voltage VDD range as described in DC spec Section 23.1 and Section 23.2.

Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions
No.				†			
	Output Low Voltage						
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA , VDD = 4.5V , -40°C to $+85^{\circ}\text{C}$
D080A			-	-	0.6	V	IOL = 7.0 mA , VDD = 4.5V , - 40°C to + 125°C
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6 mA , VDD = 4.5V , -40°C to $+85^{\circ}\text{C}$
D083A			-	-	0.6	V	IOL = 1.2 mA , VDD = 4.5V , -40°C to $+125^{\circ}\text{C}$
	Output High Voltage						
D090	I/O ports (Note 3)	Vон	VDD - 0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5 V, -40 °C to $+85$ °C
D090A			VDD - 0.7	-	-	V	IOH = -2.5 mA, VDD = 4.5 V, -40°C to $+125$ °C
D092	OSC2/CLKOUT (RC osc config)		VDD - 0.7	-	-	V	IOH = -1.3 mA, VDD = 4.5 V, -40 °C to $+85$ °C
D092A			VDD - 0.7	-	-	V	IOH = -1.0 mA, VDD = $4.5V$, -40°C to +125°C
	Capacitive Loading Specs on Output Pins						
D100	OSC2 pin	Cosc ₂	-	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.
D101	All I/O pins and OSC2 (in RC	Cio	-	-	50	pF	
D102	mode) SCL, SDA in I ² C mode	Св	-	-	400	pF	

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input volt-

^{3:} Negative current is defined as coming out of the pin.

23.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS3. Tcc:st(I²C specifications only)2. TppS4. Ts(I²C specifications only)

T Frequency T Time

Lowercase letters (pp) and their meanings:

рр			
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	t0	T0CKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR


Uppercase letters and their meanings:

S			
F	Fall	Р	Period
Н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low

Tcc:st (I²C specifications only)

CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		

FIGURE 23-1: LOAD CONDITIONS



23.5 <u>Timing Diagrams and Specifications</u>

FIGURE 23-2: EXTERNAL CLOCK TIMING




TABLE 23-2: CLOCK TIMING REQUIREMENTS

Parameter	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.							
	Fos	External CLKIN Frequency	DC	_	4	MHz	XT and RC osc mode
		(Note 1)	DC		4	MHz	HS osc mode (PIC16C73A-04, PIC16C74A-04)
			DC	_	20	MHz	HS osc mode (PIC16C73A-20, PIC16C74A-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC		4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	4	MHz	HS osc mode (PIC16C73A-04, PIC16C74A-04)
			4	_	10	MHz	HS osc mode (PIC16C73A-10, PIC16C74A-10)
			4	_	20	MHz	HS osc mode (PIC16C73A-20, PIC16C74A-20)
			5		200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250		_	ns	XT and RC osc mode
		(Note 1)	250	_	_	ns	HS osc mode (PIC16C73A-04, PIC16C74A-04)
			100	_	_	ns	HS osc mode (PIC16C73A-10, PIC16C74A-10)
			50	_	_	ns	HS osc mode (PIC16C73A-20, PIC16C74A-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (PIC16C73A-04, PIC16C74A-04)
			100	_	250	ns	HS osc mode (PIC16C73A-10, PIC16C74A-10)
			50	_	250	ns	HS osc mode (PIC16C73A-20, PIC16C74A-20)
			5	_	_	μs	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	200	_	DC	ns	Tcy = 4/Fosc

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

TABLE 23-2: CLOCK TIMING REQUIREMENTS (Cont.'d)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
3	TosL,	External Clock in (OSC1) High or	100	_	_	ns	XT oscillator
	TosH	Low Time	2.5	_	_	μs	LP oscillator
			15	_	_	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise or	_	_	25	ns	XT oscillator
	TosF	Fall Time	—	_	50	ns	LP oscillator
			—	_	15	ns	HS oscillator

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 23-3: CLKOUT AND I/O TIMING




TABLE 23-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
10*	Taal lOald	OSC1↑ to CLKOUT↓			75	200		Note 1
	TosH2ckL			_		200	ns	
11*	TosH2ckH	OSC1↑ to CLKOUT↑		_	75	200	ns	Note 1
12*	TckR	CLKOUT rise time		_	35	100	ns	Note 1
13*	TckF	CLKOUT fall time		_	35	100	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out valid	d	_	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOL	Tosc + 200	_		ns	Note 1	
16*	TckH2ioI	Port in hold after CLKOUT	\uparrow	0	_		ns	Note 1
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid		_	50	150	ns	
18*	TosH2iol	OSC1↑ (Q2 cycle) to	PIC16C73A/74A	100	_	_	ns	
		Port input invalid (I/O in hold time)	PIC16LC73A/74A	200	_	_	ns	
19*	TioV2osH	Port input valid to OSC11 ((I/O in setup time)	0	_	_	ns	
20*	TioR	Port output rise time	PIC16C73A/74A	_	10	40	ns	
			PIC16LC73A/74A	_	_	80	ns	
21*	TioF	Port output fall time	PIC16C73A/74A	_	10	40	ns	
			PIC16LC73A/74A	_	_	80	ns	
22††*	Tinp	INT pin high or low time		Tcy	_	_	ns	
23††*	Trbp	RB7:RB4 change INT high	or low time	Tcy	_	_	ns	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{††} These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

FIGURE 23-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 23-5: BROWN-OUT RESETTIMING




TABLE 23-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
No.							
30	TmcL	MCLR Pulse Width (low)	2	_	_	μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_	_	Tosc = OSC1 period
33*	Tpwrt	Power up Timer Period	28	72	132	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.1	μs	
35	TBOR	Brown-out Reset pulse width	100		_	μs	VDD ≤ BVDD (D005)

These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 23-6: TIMERO AND TIMER1 CLOCK TIMINGS




TABLE 23-5: TIMERO AND TIMER1 CLOCK REQUIREMENTS

Parameter No.	Sym	Characterist	ic		Min	Typ†	Max	Units	Conditions
40*	Tt0H	T0CKI High F	Pulse Width	No Prescaler	0.5Tcy + 20	_	_	ns	
				With Prescaler	10	_	_	ns	
41*	Tt0L	T0CKI Low P	ulse Width	No Prescaler	0.5Tcy + 20	_	_	ns	
				With Prescaler	10	_	_	ns	
42*	Tt0P	T0CKI Period		Tcy + 40 N	_	_	ns	N = prescale value (1, 2, 4,, 256)	
45*	Tt1H	T1CKI High	Synchronous, no	o prescaler	0.5Tcy + 20	_	_	ns	
	Time	Time	Synchronous,	PIC16C73A/74A	15	_	_	ns	
			with prescaler	PIC16LC73A/74A	25	_	_	ns	
			Asynchronous		2Tcy	_	_	ns	
46*	Tt1L	T1CKI Low	Synchronous, no	o prescaler	0.5Tcy + 20	_	_	ns	
		Time	Synchronous,	PIC16C73A/74A	15	_	_	ns	
			with prescaler	PIC16LC73A/74A	25	_	_	ns	
			Asynchronous		2Tcy	_	_	ns	
47*	Tt1P	T1CKI input period	Synchronous		Tcy + 40 N	_	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		4Tcy	_	_	ns	
	Ft1		ator input frequency range abled by setting the T1OSCEN bit)		DC	_	200	kHz	
48	Tcke2tmrl	Delay from ex	ternal clock edge	e to timer increment	2Tosc	_	7Tosc	_	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

FIGURE 23-7: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 23-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Param No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
50*	TccL	CCP1 and CCP2	No Prescaler		0.5Tcy + 20	_	_	ns	
		input low time		PIC16C73A/74A	10	_	_	ns	
			With Prescaler	PIC16LC73A/74A	20	_	_	ns	
51*	TccH	CCP1 and CCP2	No Prescaler		0.5Tcy + 20			ns	
	input high tim	input high time	Matte Berneller	PIC16C73A/74A	10	-	_	ns	
			With Prescaler	PIC16LC73A/74A	20	_	_	ns	
52*	TccP	CCP1 and CCP2 in	nput period		3Tcy + 40 N	_	_	ns	N = prescale value (1,4 or 16)
53*	TccR	CCP1 and CCP2 of	output rise time	PIC16C73A/74A		10	25	ns	
				PIC16LC73A/74A		25	45	ns	
54*	TccF	CCP1 and CCP2 of	CCP1 and CCP2 output fall time			10	25	ns	
				PIC16LC73A/74A		25	45	ns	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 23-8: PARALLEL SLAVE PORT TIMING (PIC16C74A)




TABLE 23-7: PARALLEL SLAVE PORT REQUIREMENTS (PIC16C74A)

Parameter No.	Sym	Characteristic			Тур†	Max	Units	Conditions
62	TdtV2wrH	Data in valid before WR↑ or CS↑ (setup time)			_	_	ns	
63*	TwrH2dtl	WR↑ or CS↑ to data–in invalid (hold time)	PIC16C74A	20	_	_	ns	
			PIC16LC74A	35	_	_	ns	
64	TrdL2dtV	RD↓ and CS↓ to data–out valid		_	_	80	ns	
65	TrdH2dtl	RD↑ or CS↓ to data–out invalid		10	_	30	ns	

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

FIGURE 23-9: SPI MODE TIMING




TABLE 23-8: SPI MODE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input	Tcy	_	_	ns	
71	TscH	SCK input high time (slave mode)	Tcy + 20	_	_	ns	
72	TscL	SCK input low time (slave mode)	Tcy + 20	_	_	ns	
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	50	_	_	ns	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	50	_	_	ns	
75	TdoR	SDO data output rise time	_	10	25	ns	
76	TdoF	SDO data output fall time	-	10	25	ns	
77	TssH2doZ	SS↓ to SDO output hi-impedance	10	_	50	ns	
78	TscR	SCK output rise time (master mode)	_	10	25	ns	
79	TscF	SCK output fall time (master mode)	_	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge	_	_	50	ns	

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 23-10: I²C BUS START/STOP BITS TIMING




TABLE 23-9: I²C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур	Max	Units	Conditions
90	Tsu:sta	START condition	100 kHz mode	4700	_	_	ns	Only relevant for repeated START
		Setup time	400 kHz mode	600	_	_	1113	condition
91	THD:STA	START condition	100 kHz mode	4000	_	_	ns	After this period the first clock
		Hold time	400 kHz mode	600	_	_	115	pulse is generated
92	Tsu:sto	STOP condition	100 kHz mode	4700	_	_	ns	
		Setup time	400 kHz mode	600	_	_	115	
93	THD:STO	STOP condition	100 kHz mode	4000	_	_	ns	
		Hold time	400 kHz mode	600	_	_	115	

FIGURE 23-11: I²C BUS DATA TIMING




TABLE 23-10: I²C BUS DATA REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Max	ax Units	Conditions			
100	THIGH	Clock high time	100 kHz mode	4.0	_	μs	PIC16C73A/74A must operate at a minimum of 1.5 MHz			
			400 kHz mode	0.6	_	μs	PIC16C73A/74A must operate at a minimum of 10 MHz			
			SSP Module	1.5TcY	_					
101	TLOW	Clock low time	100 kHz mode	4.7	_	μs	PIC16C73A/74A must operate at a minimum of 1.5 MHz			
			400 kHz mode	1.3		μs	PIC16C73A/74A must operate at a minimum of 10 MHz			
			SSP Module	1.5TcY	_					
102	Tr	SDA and SCL rise	100 kHz mode	T -	1000	ns				
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF			
103	TF	SDA and SCL fall time	100 kHz mode	_	300	ns				
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF			
90	Tsu:sta	setup time	100 kHz mode	4.7	_	μs	Only relevant for repeated			
			400 kHz mode	0.6	_	μs	START condition			
91	THD:STA	START condition hold	100 kHz mode	4.0	_	μs	After this period the first clock			
		time	400 kHz mode	0.6	_	μs	pulse is generated			
106	THD:DAT	Data input hold time	100 kHz mode	0	_	ns				
			400 kHz mode	0	0.9	μs	1			
107	TSU:DAT	U:DAT Data input setup time	100 kHz mode	250	_	ns	Note 2			
			400 kHz mode	100	_	ns				
92	92 Tsu:sto	time	100 kHz mode	4.7	_	μs				
			400 kHz mode	0.6	_	μs				
109	TAA	Output valid from clock	100 kHz mode	_	3500	ns	Note 1			
			400 kHz mode	_	_	ns				
110	TBUF	Bus free time	100 kHz mode	4.7	_	μs	Time the bus must be free			
			400 kHz mode	1.3		μs	before a new transmission can start			
	Cb	Bus capacitive loading		_	400	pF				

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

^{2:} A fast-mode l²C-bus device can be used in a standard-mode l²C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode l²C bus specification) before the SCL line is released.

FIGURE 23-12: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 23-11: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions	
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	PIC16C73A/74A	_	_	80	ns	
		Clock high to data out valid	PIC16LC73A/74A	_	_	100	ns	
121 Tckrf	Tckrf	Clock out rise time and fall time (Master Mode)	PIC16C73A/74A	_	_	45	ns	
			PIC16LC73A/74A	_	_	50	ns	
122	Tdtrf	Data out rise time and fall time	PIC16C73A/74A	_	_	45	ns	
			PIC16LC73A/74A	_	_	50	ns	

[:] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 23-13: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 23-12: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckl	SYNC RCV (MASTER & SLAVE) Data hold before CK ↓ (DT hold time)	15			ns	
126	TckL2dtl	Data hold after CK ↓ (DT hold time)	15	_	_	ns	

^{†:} Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 710 71 711 72 73 73A 74 74A

TABLE 23-13: A/D CONVERTER CHARACTERISTICS:

PIC16C73A-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C74A-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C73A-10 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C74A-10 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C73A-20 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C74A-20 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	NR	Resolution	_	_	8-bits	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	NINT	Integral error	_		less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	NDIF	Differential error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	NFS	Full scale error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	Noff	Offset error	_	_	less than ±1 LSb	_	VREF = VDD = 5.12V, VSS ≤ AIN ≤ VREF
	_	Monotonicity	_	guaranteed	_	_	Vss ≤ Ain ≤ Vref
	VREF	Reference voltage	3.0V	_	VDD + 0.3	V	
	Vain	Analog input voltage	Vss - 0.3	_	VREF + 0.3	V	
	ZAIN	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
	IAD	A/D conversion cur- rent (VDD)	_	180	_	μА	Average current consumption when A/D is on. (Note 1)
	IREF	VREF input current (Note 2)	_	_	1 10	mA μA	During sampling All other times

 ^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

^{2:} VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

PIC16C7X

Applicable Devices 710 71 711 72 73 73A 74 74A

TABLE 23-14: A/D CONVERTER CHARACTERISTICS:
PIC16LC73A-04 (COMMERCIAL, INDUSTRIAL)
PIC16LC74A-04 (COMMERCIAL, INDUSTRIAL)

Parameter	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
No.							
	NR	Resolution	_	_	8-bits	_	VREF = VDD = 3.0V (Note 1)
	NINT	Integral error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	NDIF	Differential error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	NFS	Full scale error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	Noff	Offset error	_	_	less than ±1 LSb	_	VREF = VDD = 3.0V (Note 1)
	_	Monotonicity	_	guaranteed	_	_	Vss ≤ Ain ≤ Vref
	VREF	Reference voltage	3.0V	_	VDD + 0.3	V	
	Vain	Analog input voltage	Vss - 0.3	_	VREF + 0.3	V	
	Zain	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
	lad	A/D conversion current (VDD)	_	180	_	μА	Average current consumption when A/D is on. (Note 2)
	IREF	VREF input current (Note 3)	_	_	1 10	mA μA	During sampling All other times

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: These specifications apply if VREF = 3.0V and if VDD ≥ 3.0V. VIN must be between VSs and VREF
 - 2: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
 - 3: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

FIGURE 23-14: A/D CONVERSION TIMING




TABLE 23-15: A/D CONVERSION REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
130	TAD	A/D clock period	PIC16C73/74	1.6	_	_	μs	Tosc based, VREF ≥ 3.0V
			PIC16LC73/74	2.0	_	_	μs	Tosc based, VREF full range
			PIC16C73/74	2.0	4.0	6.0	μs	A/D RC Mode
			PIC16LC73/74	3.0	6.0	9.0	μs	A/D RC Mode
131	TCNV	Conversion time (not including S/H time) (Note 1)		_	9.5TAD	_	_	
132	TACQ	Acquisition time		Note 2	20	_	μs	

^{*} These parameters are characterized but not tested.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 13.1 for min conditions.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16C7X

| Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A |

NOTES:

Applicable Devices 710 71 711 72 73 73A 74 74A

24.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR: PIC16C72, PIC16C73, PIC16C73A, PIC16C74, PIC16C74A

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed.

In some graphs or tables the data presented are outside specified operating range (i.e., outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

Note: The data presented in this section is a statistical summary of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at, 25°C, while 'max' or 'min' represents (mean +3σ) and (mean -3σ) respectively where σ is standard deviation.

FIGURE 24-1: TYPICAL IPD vs. VDD (WDT DISABLED, RC MODE)





FIGURE 24-2: MAXIMUM IPD vs. VDD (WDT DISABLED, RC MODE)



© 1996 Microchip Technology Inc.

FIGURE 24-3: TYPICAL IPD vs. VDD @ 25°C (WDT ENABLED, RC MODE)




FIGURE 24-4: MAXIMUM IPD vs. VDD (WDT ENABLED, RC MODE)




FIGURE 24-5: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




FIGURE 24-6: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD





FIGURE 24-7: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

FIGURE 24-8: TYPICAL IPD vs. VDD BROWN-OUT DETECT ENABLED (RC MODE)




FIGURE 24-9: MAXIMUM IPD vs. VDD
BROWN-OUT DETECT
ENABLED
(85°C TO -40°C, RC MODE)




FIGURE 24-10: TYPICAL IPD vs. TIMER1 ENABLED (32 kHz, RC0/RC1 = 33 pF/33 pF, RC MODE)





FIGURE 24-11: MAXIMUM IPD vs. TIMER1 ENABLED (32 kHz, RC0/RC1 = 33 pF/33



Data based on matrix samples. See first page of this section for details.

Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A |

FIGURE 24-12: TYPICAL IDD vs. FREQUENCY (RC MODE @ 22 pF, 25°C)





FIGURE 24-13: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 22 pF, -40°C TO 85°C)



Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A

FIGURE 24-14: TYPICAL IDD vs. FREQUENCY (RC MODE @ 100 pF, 25°C)





FIGURE 24-15: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 100 pF, -40°C TO 85°C)



Applicable Devices | 710 | 71 | 711 | 72 | 73 | 73A | 74 | 74A |

FIGURE 24-16: TYPICAL IDD vs. FREQUENCY (RC MODE @ 300 pF, 25°C)




FIGURE 24-17: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 300 pF, -40°C TO 85°C)




FIGURE 24-18: TYPICAL IDD vs.

CAPACITANCE @ 500 kHz

(RC MODE)




TABLE 24-1: RC OSCILLATOR FREQUENCIES

Cext	Rext	Average Fosc @ 5V, 25°C			
Cext	Next				
22 pF	5k	4.12 MHz	± 1.4%		
	10k	2.35 MHz	± 1.4%		
	100k	268 kHz	± 1.1%		
100 pF	3.3k	1.80 MHz	± 1.0%		
	5k	1.27 MHz	± 1.0%		
	10k	688 kHz	± 1.2%		
	100k	77.2 kHz	± 1.0%		
300 pF	3.3k	707 kHz	± 1.4%		
	5k	501 kHz	± 1.2%		
	10k	269 kHz	± 1.6%		
	100k	28.3 kHz	± 1.1%		

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value for VDD = 5V.

FIGURE 24-19: TRANSCONDUCTANCE(gm)
OF HS OSCILLATOR vs. VDD




FIGURE 24-20: TRANSCONDUCTANCE(gm)
OF LP OSCILLATOR vs. VDD





FIGURE 24-21: TRANSCONDUCTANCE(gm)
OF XT OSCILLATOR vs. VDD



Applicable Devices 710 71 711 72 73 73A 74 74A

FIGURE 24-22: TYPICAL XTAL STARTUP
TIME vs. VDD (LP MODE, 25°C)




FIGURE 24-23: TYPICAL XTAL STARTUP TIME vs. Vdd (HS MODE, 25° C)




FIGURE 24-24: TYPICAL XTAL STARTUP TIME vs. VDD (XT MODE, 25°C)




TABLE 24-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATORS

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2
LP	32 kHz	33 pF	33 pF
	200 kHz	15 pF	15 pF
XT	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15-33 pF	15-33 pF
	20 MHz	15-33 pF	15-33 pF
Crystals Used			
32 kHz	Epson C-00	01R32.768K-A	± 20 PPM
200 kHz	STD XTL 2	00.000KHz	± 20 PPM
1 MHz	ECS ECS-	10-13-1	± 50 PPM
4 MHz	ECS ECS-4	± 50 PPM	
8 MHz	EPSON CA	± 30 PPM	
20 MHz	EPSON CA	A-301 20.000M-C	± 30 PPM

Applicable Devices 710 71 711 72 73 73A 74 74A

FIGURE 24-25: TYPICAL IDD vs. FREQUENCY (LP MODE, 25°C)




FIGURE 24-26: MAXIMUM IDD vs. FREQUENCY (LP MODE, 85°C TO -40°C)




FIGURE 24-27: TYPICAL IDD vs. FREQUENCY (XT MODE, 25°C)





FIGURE 24-28: MAXIMUM IDD vs. FREQUENCY (XT MODE, -40°C TO 85°C)



Data based on matrix samples. See first page of this section for details.

FIGURE 24-29: TYPICAL IDD vs. FREQUENCY (HS MODE, 25°C)






FIGURE 24-30: MAXIMUM IDD vs. FREQUENCY (HS MODE, -40°C TO 85°C)



25.0 PACKAGING INFORMATION


25.1 <u>18-Lead Ceramic CERDIP Dual In-line with Window (300 mil)</u>



	Pa	ckage Group: (Ceramic CERDIP	Dual In-Line (C	DP)		
		Millimeters			Inches		
Symbol	Min	Max	Notes	Min	Max	Notes	
α	0°	10°		0°	10°		
Α	_	5.080		_	0.200		
A1	0.381	1.7780		0.015	0.070		
A2	3.810	4.699		0.150	0.185		
A3	3.810	4.445		0.150	0.175		
В	0.355	0.585		0.014	0.023		
B1	1.270	1.651	Typical	0.050	0.065	Typical	
С	0.203	0.381	Typical	0.008	0.015	Typical	
D	22.352	23.622		0.880	0.930		
D1	20.320	20.320	Reference	0.800	0.800	Reference	
E	7.620	8.382		0.300	0.330		
E1	5.588	7.874		0.220	0.310		
e1	2.540	2.540	Reference	0.100	0.100	Reference	
eA	7.366	8.128	Typical	0.290	0.320	Typical	
eB	7.620	10.160		0.300	0.400		
L	3.175	3.810		0.125	0.150		
N	18	18		18	18		
S	0.508	1.397		0.020	0.055		
S1	0.381	1.270		0.015	0.050		


© 1996 Microchip Technology Inc.

25.2 <u>28-Lead Ceramic Side Brazed Dual In-Line with Window (300 mil)</u>




	Package Group: Ceramic Side Brazed Dual In-Line (CER)									
0		Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Max	Notes				
α	0°	10°		0°	10°					
Α	3.937	5.030		0.155	0.198					
A1	1.016	1.524		0.040	0.060					
A2	2.921	3.506		0.115	0.138					
A3	1.930	2.388		0.076	0.094					
В	0.406	0.508		0.016	0.020					
B1	1.219	1.321	Typical	0.048	0.052					
С	0.228	0.305	Typical	0.009	0.012					
D	35.204	35.916		1.386	1.414					
D1	32.893	33.147	Reference	1.295	1.305					
E	7.620	8.128		0.300	0.320					
E1	7.366	7.620		0.290	0.300					
e1	2.413	2.667	Typical	0.095	0.105					
eA	7.366	7.874	Reference	0.290	0.310					
eB	7.594	8.179		0.299	0.322					
L	3.302	4.064		0.130	0.160					
N	28	28		28	28					
S	1.143	1.397		0.045	0.055					
S1	0.533	0.737		0.021	0.029					

25.3 40-Lead Ceramic CERDIP Dual In-line with Window (600 mil)




	Package Group: Ceramic CERDIP Dual In-Line (CDP)									
		Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Max	Notes				
α	0°	10°		0°	10°					
Α	4.318	5.715		0.170	0.225					
A1	0.381	1.778		0.015	0.070					
A2	3.810	4.699		0.150	0.185					
A3	3.810	4.445		0.150	0.175					
В	0.355	0.585		0.014	0.023					
B1	1.270	1.651	Typical	0.050	0.065	Typical				
С	0.203	0.381	Typical	0.008	0.015	Typical				
D	51.435	52.705		2.025	2.075					
D1	48.260	48.260	Reference	1.900	1.900	Reference				
E	15.240	15.875		0.600	0.625					
E1	12.954	15.240		0.510	0.600					
e1	2.540	2.540	Reference	0.100	0.100	Reference				
eA	14.986	16.002	Typical	0.590	0.630	Typical				
eB	15.240	18.034		0.600	0.710					
L	3.175	3.810		0.125	0.150					
N	40	40		40	40					
S	1.016	2.286		0.040	0.090					
S1	0.381	1.778		0.015	0.070					

25.4 <u>18-Lead Plastic Dual In-line (300 mil)</u>




		Package Gro	up: Plastic Dual	In-Line (PLA)			
		Millimeters		Inches			
Symbol	Min	Max	Notes	Min	Max	Notes	
α	0°	10°		0°	10°		
Α	_	4.064		_	0.160		
A1	0.381	_		0.015	_		
A2	3.048	3.810		0.120	0.150		
В	0.355	0.559		0.014	0.022		
B1	1.524	1.524	Reference	0.060	0.060	Reference	
С	0.203	0.381	Typical	0.008	0.015	Typical	
D	22.479	23.495		0.885	0.925		
D1	20.320	20.320	Reference	0.800	0.800	Reference	
E	7.620	8.255		0.300	0.325		
E1	6.096	7.112		0.240	0.280		
e1	2.489	2.591	Typical	0.098	0.102	Typical	
eA	7.620	7.620	Reference	0.300	0.300	Reference	
eB	7.874	9.906		0.310	0.390		
L	3.048	3.556		0.120	0.140		
N	18	18		18	18		
S	0.889	_		0.035	_		
S1	0.127	_		0.005	_		

25.5 <u>28-Lead Plastic Dual In-line (300 mil)</u>




		Package Gro	oup: Plastic Dual	In-Line (PLA)				
		Millimeters			Inches			
Symbol	Min	Max	Notes	Min	Max	Notes		
α	0°	10°		0°	10°			
Α	3.632	4.572		0.143	0.180			
A1	0.381	_		0.015	_			
A2	3.175	3.556		0.125	0.140			
В	0.406	0.559		0.016	0.022			
B1	1.016	1.651	Typical	0.040	0.065	Typical		
B2	0.762	1.016	4 places	0.030	0.040	4 places		
B3	0.203	0.508	4 places	0.008	0.020	4 places		
С	0.203	0.331	Typical	0.008	0.013	Typical		
D	34.163	35.179		1.385	1.395			
D1	33.020	33.020	Reference	1.300	1.300	Reference		
Е	7.874	8.382		0.310	0.330			
E1	7.112	7.493		0.280	0.295			
e1	2.540	2.540	Typical	0.100	0.100	Typical		
eA	7.874	7.874	Reference	0.310	0.310	Reference		
eB	8.128	9.652		0.320	0.380			
L	3.175	3.683		0.125	0.145			
N	28			28	-			
S	0.584	1.220		0.023	0.048			

25.6 40-Lead Plastic Dual In-line (600 mil)




		Package Gro	up: Plastic Dual	In-Line (PLA)			
		Millimeters			Inches		
Symbol	Min	Max	Notes	Min	Max	Notes	
α	0°	10°		0°	10°		
Α	_	5.080		_	0.200		
A1	0.381	_		0.015	_		
A2	3.175	4.064		0.125	0.160		
В	0.355	0.559		0.014	0.022		
B1	1.270	1.778	Typical	0.050	0.070	Typical	
С	0.203	0.381	Typical	0.008	0.015	Typical	
D	51.181	52.197		2.015	2.055		
D1	48.260	48.260	Reference	1.900	1.900	Reference	
E	15.240	15.875		0.600	0.625		
E1	13.462	13.970		0.530	0.550		
e1	2.489	2.591	Typical	0.098	0.102	Typical	
eA	15.240	15.240	Reference	0.600	0.600	Reference	
eB	15.240	17.272		0.600	0.680		
L	2.921	3.683		0.115	0.145		
N	40	40		40	40		
S	1.270	_		0.050	_		
S1	0.508	_		0.020	_		

25.7 <u>18-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body)</u>




	Package Group: Plastic SOIC (SO)									
		Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Max	Notes				
α	0°	8°		0°	8°					
Α	2.362	2.642		0.093	0.104					
A1	0.101	0.300		0.004	0.012					
В	0.355	0.483		0.014	0.019					
С	0.241	0.318		0.009	0.013					
D	11.353	11.735		0.447	0.462					
Е	7.416	7.595		0.292	0.299					
е	1.270	1.270	Reference	0.050	0.050	Reference				
Н	10.007	10.643		0.394	0.419					
h	0.381	0.762		0.015	0.030					
L	0.406	1.143		0.016	0.045					
N	18	18		18	18					
СР	_	0.102		_	0.004					

25.8 28-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body)




		Package	Group: Plastic	SOIC (SO)		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
Α	2.362	2.642		0.093	0.104	
A1	0.101	0.300		0.004	0.012	
В	0.355	0.483		0.014	0.019	
С	0.241	0.318		0.009	0.013	
D	17.703	18.085		0.697	0.712	
Е	7.416	7.595		0.292	0.299	
е	1.270	1.270	Typical	0.050	0.050	Typical
Н	10.007	10.643		0.394	0.419	
h	0.381	0.762		0.015	0.030	
L	0.406	1.143		0.016	0.045	
N	28	28		28	28	
CP	_	0.102		_	0.004	

25.9 <u>20-Lead Plastic Surface Mount (SSOP - 209 mil Body 5.30 mm)</u>




		Packaç	ge Group: Plasti	c SSOP		
		Millimeters			Inches	
Symbol	Min	Мах	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
Α	1.730	1.990		0.068	0.078	
A1	0.050	0.210		0.002	0.008	
В	0.250	0.380		0.010	0.015	
С	0.130	0.220		0.005	0.009	
D	7.070	7.330		0.278	0.289	
Е	5.200	5.380		0.205	0.212	
е	0.650	0.650	Reference	0.026	0.026	Reference
Н	7.650	7.900		0.301	0.311	
L	0.550	0.950		0.022	0.037	
N	20	20		20	20	
CP	-	0.102		-	0.004	

25.10 28-Lead Plastic Surface Mount (SSOP - 209 mil Body 5.30 mm)




		Packag	e Group: Plasti	c SSOP		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
А	1.730	1.990		0.068	0.078	
A1	0.050	0.210		0.002	0.008	
В	0.250	0.380		0.010	0.015	
С	0.130	0.220		0.005	0.009	
D	10.070	10.330		0.396	0.407	
Е	5.200	5.380		0.205	0.212	
е	0.650	0.650	Reference	0.026	0.026	Reference
Н	7.650	7.900		0.301	0.311	
L	0.550	0.950		0.022	0.037	
N	28	28		28	28	
СР	-	0.102		-	0.004	

25.11 44-Lead Plastic Leaded Chip Carrier (Square)



	Pa	ckage Group: F	Plastic Leaded C	hip Carrier (PL	CC)	
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
Α	4.191	4.572		0.165	0.180	
A1	2.413	2.921		0.095	0.115	
D	17.399	17.653		0.685	0.695	
D1	16.510	16.663		0.650	0.656	
D2	15.494	16.002		0.610	0.630	
D3	12.700	12.700	Reference	0.500	0.500	Reference
Е	17.399	17.653		0.685	0.695	
E1	16.510	16.663		0.650	0.656	
E2	15.494	16.002		0.610	0.630	
E3	12.700	12.700	Reference	0.500	0.500	Reference
N	44	44		44	44	
СР	_	0.102		_	0.004	
LT	0.203	0.381		0.008	0.015	

25.12 44-Lead Plastic Surface Mount (MQFP 10x10 mm Body 1.6/0.15 mm Lead Form))



		Packag	e Group: Plasti	c MQFP		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	7°		0°	7°	
Α	2.000	2.350		0.078	0.093	
A1	0.050	0.250		0.002	0.010	
A2	1.950	2.100		0.768	0.083	
b	0.300	0.450	Typical	0.011	0.018	Typical
С	0.150	0.180		0.006	0.007	
D	12.950	13.450		0.510	0.530	
D1	9.900	10.100		0.390	0.398	
D3	8.000	8.000	Reference	0.315	0.315	Reference
Е	12.950	13.450		0.510	0.530	
E1	9.900	10.100		0.390	0.398	
E3	8.000	8.000	Reference	0.315	0.315	Reference
е	0.800	0.800		0.031	0.032	
L	0.730	1.030		0.028	0.041	
N	44	44		44	44	
СР	0.102	_		0.004	_	

1.0ø (0.039ø) Ref. 11°/13°(4x) Pin#1 Pin#1 2 == 0° Min Е E1 11°/13°(4x) ПП **Detail B** -3.0ø (0[.].118ø) Ref. R1 0.08 Min Option 1 (TOP side) R 0.08/0.20 Option 2 (TOP side) Gage Plane Base Metal Lead Finish 0.20 Min С · c1 **Detail A Detail B** 1.00 Ref 1.00 Ref. b1 **Detail B Detail A**


25.13 44-Lead Plastic Surface Mount (TQFP 10x10 mm Body 1.0/0.10 mm Lead Form)

		Packag	je Group: Plast	tic TQFP		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
Α	1.00	1.20		0.039	0.047	
A1	0.05	0.15		0.002	0.006	
A2	0.95	1.05		0.037	0.041	
D	11.75	12.25		0.463	0.482	
D1	9.90	10.10		0.390	0.398	
Е	11.75	12.25		0.463	0.482	
E1	9.90	10.10		0.390	0.398	
L	0.45	0.75		0.018	0.030	
е	0.80	BSC		0.031	BSC	
b	0.30	0.45		0.012	0.018	
b1	0.30	0.40		0.012	0.016	
С	0.09	0.20		0.004	0.008	
c1	0.09	0.16		0.004	0.006	
N	44	44		44	44	
Θ	0°	7°		0°	7°	


- Note 1: Dimensions D1 and E1 do not include mold protrusion. Allowable mold protrusion is 0.25m/m (0.010") per side. D1 and E1 dimensions including mold mismatch.
 - 2: Dimension "b" does not include Dambar protrusion, allowable Dambar protrusion shall be 0.08m/m (0.003")max.
 - 3: This outline conforms to JEDEC MS-026.

25.14 Package Marking Information

18-Lead PDIP



18-Lead SOIC




18-Lead CERDIP Windowed




20-Lead SSOP



28-Lead SSOP



Example



Example



Example



Example



Example



	Legend:	MMM XXX	Microchip part number information Customer specific information*
		AA	Year code (last 2 digits of calender year)
		BB	Week code (week of January 1 is week '01')
		С	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A. S = Tempe, Arizona, U.S.A.
		D_1	Mask revision number for microcontroller
		E	Assembly code of the plant or country of origin in which part was assembled.
Ī	Note:	line, it will	ent the full Microchip part number cannot be marked on one be carried over to the next line thus limiting the number of characters for customer specific information.

^{*} Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask revision number, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

Package Marking Information (Cont'd)

28-Lead PDIP (Skinny DIP)



Example



28-Lead Side Brazed Skinny Windowed



Example



28-Lead SOIC



Example



40-Lead PDIP



Example




Legend:	MMM XXX AA BB C	Microchip part number information Customer specific information* Year code (last 2 digits of calender year) Week code (week of January 1 is week '01') Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A. S = Tempe, Arizona, U.S.A. Mask revision number for microcontroller
	E	Assembly code of the plant or country of origin in which part was assembled.
Note:	line, it will	ent the full Microchip part number cannot be marked on one libe carried over to the next line thus limiting the number of characters for customer specific information.

^{*} Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask revision number, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

Package Marking Information (Cont'd)

40-Lead CERDIP Windowed



44-Lead PLCC




44-Lead MQFP




44-Lead TQFP



Example



Example



Example



Example



Legend:	MMM	Microchip part number information
	XXX	Customer specific information*
	AA	Year code (last 2 digits of calender year)
	BB	Week code (week of January 1 is week '01')
	С	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A. S = Tempe, Arizona, U.S.A.
	D_1	Mask revision number for microcontroller
	E	Assembly code of the plant or country of origin in which part was assembled.
Note:	line, it will	ent the full Microchip part number cannot be marked on one be carried over to the next line thus limiting the number of characters for customer specific information.

^{*} Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask revision number, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

APPENDIX A:

The following are the list of modifications over the PIC16C5X microcontroller family:

- Instruction word length is increased to 14-bits.
 This allows larger page sizes both in program
 memory (4K now as opposed to 512 before) and
 register file (192 bytes now versus 32 bytes
 before).
- A PC high latch register (PCLATH) is added to handle program memory paging. Bits PA2, PA1, PA0 are removed from STATUS register.
- Data memory paging is redefined slightly. STA-TUS register is modified.
- Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW.
 Two instructions TRIS and OPTION are being phased out although they are kept for compatibility with PIC16C5X.
- OPTION and TRIS registers are made addressable.
- Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to 8 deep.
- 8. Reset vector is changed to 0000h.
- Reset of all registers is revisited. Five different reset (and wake-up) types are recognized. Registers are reset differently.
- Wake up from SLEEP through interrupt is added.
- Two separate timers, Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- 12. PORTB has weak pull-ups and interrupt on change feature.
- 13. T0CKI pin is also a port pin (RA4) now.
- 14. FSR is made a full eight bit register.
- 15. "In-circuit serial programming" is made possible. The user can program PIC16CXX devices using only five pins: VDD, Vss, MCLR/VPP, RB6 (clock) and RB7 (data in/out).
- 16. PCON status register is added with a Power-on Reset status bit (POR).
- Code protection scheme is enhanced such that portions of the program memory can be protected, while the remainder is unprotected.
- 18. Brown-out protection circuitry has been added. Controlled by configuration word bit BODEN. Brown-out reset ensures the device is placed in a reset condition if VDD dips below a fixed setpoint.

APPENDIX B: COMPATIBILITY

To convert code written for PIC16C5X to PIC16CXX, the user should take the following steps:

- Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any data memory page switching. Redefine data variables to reallocate them.
- Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- Change reset vector to 0000h.

PIC16C7X

APPENDIX C: WHAT'S NEW

Characterization data charts and graphs have been added for the following devices:

- PIC16C72
- PIC16C73
- PIC16C73A
- PIC16C74
- PIC16C74A

APPENDIX D: WHAT'S CHANGED

Minor changes, spelling and grammatical changes.

APPENDIX E: PIC16/17 MICROCONTROLLERS

E.1 PIC14000 Devices

Features Argelian Argument Arg	28-pin DIP, SOIC, SSOP (.300 mil)
erals (State of State	Interpretation of the second o
1 Siles is	Yes
oherals of the same of the sam	2.7-6.0
To State State	22
Periphe Periphe Solid So	11
	41
Solvon Art Solvon	I ² C/ SMBus
Clock Memory of Oroginal World	TMR0 ADTMR 8
To Tale Tale of	192
To Linking the Control of the Contro	A4
Tage 1	20
	PIC14000

E.2 PIC16C5X Family of Devices

					Clock Me	Memory	Perip	Peripherals	Features
	*Sen	OSI UNIUS	To to Tollens Mon	(XHW) rollered to to to to the post of the property of the post of	(Selfo) Rousel et al MAS	(9)	\$440,7 \$440,7	(SION) SQUEST SQESION	Stoliouisti to tedrium Se segentos
PIC16C52	4	384	I	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC
PIC16C54	20	512	ı	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C54A	20	512	ı	25	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54A	20	Ι	512	25	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C55	20	512	ı	24	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C56	20	¥	ı	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C57	20	2K	ı	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16CR57B	20	I	2K	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C58A	20	2K	I	73	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58A	20	Ι	2K	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
All PIC16/17	ш.	devices	have	Power-Or	า Reset, selectal	ole Watcl	hdog Timer,	selectab	amily devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

PIC16CXXX Family of Devices E.3

				Clock	Memory	iory		Perip	Peripherals	\rightarrow	Features
			July Alle	TO WOOD GOILE			`		8		
		10	SO TO TE	ON SIA HOLOS				10 N 8016			(SION)
	13	ROUGH BROWN	10.	ton tout we see	Jennow Jani,	Store tedino	Set left.	Stros Johnson	Sul Sulley	Street St.	Secretary School
PIC16C554	20	512	80	TMR0			ွ	13	2.5-6.0		18-pin DIP, SOIC; 20-pin SSOP
PIC16C556	20	7	80	TMR0	I	ı	3	13	2.5-6.0	I	18-pin DIP, SOIC; 20-pin SSOP
PIC16C558	20	2K	128	TMR0	I	ı	3	13	2.5-6.0	I	18-pin DIP, SOIC; 20-pin SSOP
PIC16C620	20	512	80	TMR0	2	Yes	4	13	2.5-6.0	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C621	20	1	80	TMR0	2	Yes	4	13	2.5-6.0	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C622	20	2K	128	TMR0	2	Yes	4	13	2.5-6.0	Yes	18-pin DIP, SOIC; 20-pin SSOP
All DIC16/17		Jiv ob vlic	oved so	Family devices have Dower-on Deset	Dood	cholog	W olde	Johnto,	Timor	1000	enlocatello Matchdoa Timor colocatello codo protoca and biah 1/0

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

All PIC16C6XXX Family devices use serial programming with clock pin RB6 and data pin RB7.

E.4 PIC16C6X Family of Devices

					_	Memory	ory		["	Peripherals	ərals			Features
			Talen	Tolk lady	Tollow Production of the Colors of the Color		CLANSON OF ILES !	170 010	TO THE STATE OF TH	10 May 16 0	1 13		Ston S	Sulling Sold leis
	Ten	THAIL!	180 K.	10	N TOUL	120gg \	io stas	SHOP S	Spile	TOTAL ST.		S Inolio 111 Sept of of other	SHOH!	Selegoe y ino uno
PIC16C62	20	2K	1	128	TMR0, TMR1, TMR2	-	SPI/I²C	1	7	22	3.0-6.0	Yes	1	28-pin SDIP, SOIC, SSOP
PIC16C62A ⁽¹⁾	20	2K	I	128	TMR0, TMR1, TMR2	-	SPI/I2C	I	7	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16CR62 ⁽¹⁾	20	I	2K	128	TMR0, TMR1, TMR2	-	SPI/I2C	ı	7	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16C63	20	4K		192	TMR0, TMR1, TMR2	2	SPI/I²C, USART	I	10	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16CR63 ⁽¹⁾	20	1	4K	192	TMR0, TMR1, TMR2	2	SPI/I²C, USART	I	10	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16C64	20	2K	-	128	TMR0, TMR1, TMR2	-	SPI/I²C	Yes	8	33	3.0-6.0	Yes	-	40-pin DIP; 44-pin PLCC, MQFP
PIC16C64A ⁽¹⁾	20	2K	1	128	TMR0, TMR1, TMR2	_	SPI/I²C	Yes	8	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16CR64 ⁽¹⁾	20	1	7X	128	TMR0, TMR1, TMR2	~	SPI/I2C	Yes	8	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16C65	20	4K	-	192	TMR0, TMR1, TMR2	2	SPI/I²C, USART	Yes	11	33	3.0-6.0	Yes	-	40-pin DIP; 44-pin PLCC, MQFP
PIC16C65A ⁽¹⁾	20	4K		192	TMR0, TMR1, TMR2	2	SPI/I²C, USART	Yes	11	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16CR65 ⁽¹⁾	20	1	4K	192	TMR0, TMR1, TMR2	7	SPI/I²C, USART	Yes	11	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP

All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and high I/O current capability.

All PIC16C6X family devices use serial programming with clock pin RB6 and data pin RB7.

Please contact your local sales office for availability of these devices. ... Note

PIC16C7X Family of Devices E.5

				Clock		Memory			Peri	Peripherals	့တ			Features
			100	CHOW & LAY TOOLS	(S)		THE	STORY SIL	STATES X		Souther C.		(SII)	Outule 100
	18	L'ELALLIA .	TOLONG CHOOL OF	Sennon tout of the pool of the property that the property the property that the property	Seno TE	Signatural States Solution Sol	SHO TO	To Tall like.	TO STUD STUD	So to top Its	Ono to the selection of	Solfe of City	N. S. HOH	Selectory of the Select
PIC16C710	20	512	36	TMR0		1	ı	4	4	13	3.0-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C71	20	÷	36	TMR0		ı	ı	4	4	13	3.0-6.0	Yes	ı	18-pin DIP, SOIC
PIC16C711	20		89	TMR0		1	I	4	4	13	3.0-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C72	20	X X	128	TMR0, TMR1, TMR2	<u>C</u>	SPI/I ² C	I	C)	∞	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16C73	20	 ¥	192	TMR0, TMR1, TMR2	2 S C	2 SPI/I²C, USART	I	C)	7	22	3.0-6.0	Yes	1	28-pin SDIP, SOIC
PIC16C73A ⁽¹⁾	20	¥	192	TMR0, TMR1, TMR2	2 R U.S	SPI/I²C, USART	I	2	7	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16C74	20	4	192	TMR0, TMR1, TMR2	2 SP US	SPI/I²C, USART	Yes	8	12	33	3.0-6.0	Yes	1	40-pin DIP; 44-pin PLCC, MQFP
PIC16C74A ⁽¹⁾	20	4	192	TMR0, TMR1, TMR2	2 U	SPI/I²C, USART	Yes	8	12	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
All P	IC16/1	7 Fami	ly devic	ses have Power-	on Re	set. sel	ectable	e Watch	T popu	imer.	selectable	code p	rotect	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current

All PIC16/17 Family devices have Power-on Reset, selectable watchdog Immer, selectable capability.

All PIC16C7X Family devices use serial programming with clock pin RB6 and data pin RB7. Please contact your local sales office for availability of these devices. Note

E.6 PIC16C8X Family of Devices

					Clock	Ş	Me	Memory		Peripherals	erals Features
				1 Te	C.T.M. LORE	To the second	Nou				
		`	Tolla	88. C	1 30}	u _{els}	(Selfo) We (Selfo) +		•	S 82!	(SHON) Q
	`	THING.	By S	100		TUBIN	TOON TO	Indo,	O top	Suic Jan	Ser Such as
	S.		(SE)	50 Six	8		ALIJA SIK		(a)	107	20°
PIC16C84	10		1K	I	36	64	TMR0	4	13	2.0-6.0	18-pin DIP, SOIC
PIC16F84 ⁽¹⁾	10	7,	I	I	89	64	TMR0	4	13	2.0-6.0	18-pin DIP, SOIC
PIC16CR84 ⁽¹⁾	10	I	١	1K	89	64	TMR0	4	13	2.0-6.0	18-pin DIP, SOIC
PIC16F83 ⁽¹⁾	10	512	1	ı	36	64	TMR0	4	13	2.0-6.0	18-pin DIP, SOIC
PIC16CR83 ⁽¹⁾	10		1	512	36	64	TMR0	4	13	2.0-6.0	18-pin DIP, SOIC


All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and high I/O current capability.

All PIC16C8X family devices use serial programming with clock pin RB6 and data pin RB7.

Please contact your local sales office for availability of these devices.

Note 1:

E.7 PIC16C9XX Family Of Devices



All PIC16CXX Family devices use serial programming with clock pin RB6 and data pin RB7. Please contact your local Microchip representative for availability of this package. Note

E.8 PIC17CXX Family of Devices

					Clock	Memory	lory		Pe	Peripherals	sls				Features	
	The state of the s	iy unusa	Tolonbe, Woday	Tollie and to the tolling the	SOUDON GOLON LOUIS NOON TON TON TON TON TON TON TON TON TO			(14 kS D) (S kO LE LE SE LINGE)	Josho d'in	Adhin's stendient	Adillo legge	Statistic statistic	Secures sources of status of secures sources s	Solled Soll	Stollouds of tearths.	
PIC17C42	25	2K	I	232	TMR0,TMR1, TMR2,TMR3	2	2	Yes	I	Yes	11	33	4.5-5.5	22	40-pin DIP; 44-pin PLCC, MQFP	
PIC17C42A	25	X	I	232	TMR0,TMR1, TMR2,TMR3	7	7	Yes	Yes	Yes	7	33	2.5-6.0	58	40-pin DIP; 44-pin PLCC, TQFP, MQFP	
PIC17CR42	25	I	X	232	TMR0,TMR1, TMR2,TMR3	7	7	Yes	Yes	Yes	7	33	2.5-6.0	58	40-pin DIP; 44-pin PLCC, TQFP, MQFP	
PIC17C43	25	¥	I	454	TMR0,TMR1, TMR2,TMR3	2	2	Yes	Yes	Yes	11	33	2.5-6.0	28	40-pin DIP; 44-pin PLCC, TQFP, MQFP	
PIC17CR43	25	I	\$	454	TMR0,TMR1, TMR2,TMR3	7	7	Yes	Yes	Yes	7	33	2.5-6.0	58	40-pin DIP; 44-pin PLCC, TQFP, MQFP	
PIC17C44	25	8		454	TMR0,TMR1, TMR2,TMR3	2	2	Yes	Yes	Yes	11	33	2.5-6.0	58	40-pin DIP; 44-pin PLCC, TQFP, MQFP	
All F	IC16/1	7 Fan	nily de	vices ha	ave Power-on Re	eset	sel,	ectable ¹	Watcho	log Tin	ier, se	lectab	le code pr	otect a	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.	١.

DS30390D-page 292

PIN COMPATIBILITY

Devices that have the same package type and VDD, Vss and $\overline{\text{MCLR}}$ pin locations are said to be pin compatible. This allows these different devices to operate in the same socket. Compatible devices may only requires minor software modification to allow proper operation in the application socket (ex., PIC16C56 and PIC16C61 devices). Not all devices in the same package size are pin compatible; for example, the PIC16C62 is compatible with the PIC16C63, but not the PIC16C55.

Pin compatibility does not mean that the devices offer the same features. As an example, the PIC16C54 is pin compatible with the PIC16C71, but does not have an A/D converter, weak pull-ups on PORTB, or interrupts.

TABLE E-1: PIN COMPATIBLE DEVICES

Pin Compatible Devices	Package
PIC12C508, PIC12C509	8-pin
PIC16C54, PIC16C54A, PIC16CR54A, PIC16C56, PIC16C58A, PIC16CR58A, PIC16C61, PIC16C554, PIC16C556, PIC16C558 PIC16C620, PIC16C621, PIC16C622, PIC16C710, PIC16C71, PIC16C711, PIC16F83, PIC16CR83, PIC16C84, PIC16F84A, PIC16CR84	18-pin 20-pin
PIC16C55, PIC16C57, PIC16CR57B	28-pin
PIC16C62, PIC16CR62, PIC16C62A, PIC16C63, PIC16C72, PIC16C73, PIC16C73A	28-pin
PIC16C64, PIC16CR64, PIC16C64A, PIC16C65, PIC16C65A, PIC16C74, PIC16C74A	40-pin
PIC17C42, PIC17CR42, PIC17C42A, PIC17C43, PIC17CR43, PIC17C44	40-pin
PIC16C923, PIC16C924	64/68-pin

NOTES:

INDEX	BF bit	77, 88, 89
Λ	Bit Manipulation	142
A	Block Diagrams	
A/D	A/D	
Accuracy/Error118	Analog Input Model	
ADCON0 Register	Capture	
ADCON1 Register111	Compare	
ADIF bit112	Interrupt Logic	
Analog Input Model Block Diagram114	On-Chip Reset Circuit	
Analog-to-Digital Converter109	PIC16C70	
Block Diagram113	PIC16C71	10
Configuring Analog Port Pins115	PIC16C71A	10
Configuring the Interrupt112	PIC16C72	11
Configuring the Module112	PIC16C73	12
Connection Considerations119	PIC16C73A	12
Conversion Clock 115	PIC16C74	13
Conversion Time 117	PIC16C74A	13
Conversions 116	PORTC	48
Converter Characteristics 170, 184, 210, 231, 253	PORTD (In I/O Port Mode)	50
Delays114	PORTD and PORTE as a Parallel Slave P	ort55
Effects of a Reset118	PORTE (In I/O Port Mode)	53
Equations114	PWM	
Faster Conversion - Lower Resolution Tradeoff 117	RA3:RA0 and RA5 Port Pins	43
Flowchart of A/D Operation119	RA4/T0CKI Pin	
GO/DONE bit112	RB3:RB0 Port Pins	
Internal Sampling Switch (Rss) Impedence	RB7:RB4 Pins	
Operation During Sleep118	RB7:RB4 Port Pins	
Sampling Requirements114	SPI Master/Slave Connection	
Sampling Time114	SSP (I ² C Mode)	
	SSP, SPI Mode	
Source Impedence	Timer0	
Time Delays114	Timer0/WDT Prescaler	
Transfer Function		
Using the CCP Trigger	Timer1	
Absolute Maximum Ratings	Timer2	
ACK	USART Receive	
ADCS0 bit109	USART Transmit	
ADCS1 bit	Watchdog Timer	
ADDLW Instruction144	BODEN bit	
ADDWF Instruction144	BOR bit	-,
ADIE bit32, 34	BRGH bit	
ADIF bit36, 109	BSF Instruction	
ADON bit109	BTFSC Instruction	145
ADRES Register26, 28, 109, 112	BTFSS Instruction	146
ALU9	С	
ALUSTA142	_	
ANDLW Instruction144	C bit	
ANDWF Instruction144	C Compiler (MP-C)	
Application Notes	CALL Instruction	146
AN546	Capture/Compare/PWM	
AN55245	Capture	
AN55641	Block Diagram	72
AN57877	CCP1CON Register	
AN59471	CCP1IF	
Architecture	CCPR1	72
Harvard9	CCPR1H:CCPR1L	72
Overview9	Mode	
von Neumann9	Prescaler	
	CCP Timer Resources	
Assembler	Compare	
В	Block Diagram	79
_		
Baud Rate Error	Mode	
Baud Rate Formula95	Software Interrupt Mode	
Baud Rates	Special Event Trigger	
Asynchronous Mode96	Special Trigger Output of CCP1	
Synchronous Mode96	Special Trigger Output of CCP2	
RCE Instruction 1/15	Interaction of Two CCP Modules	71

Section71	Development Tools	155
Special Event Trigger and A/D Conversions73	Diagrams - See Block Diagrams	_
Capture/Compare/PWM (CCP)	Digit Carry bit	
PWM Block Diagram74	Direct Addressing	42
PWM Mode74	E	
PWM, Example Frequencies/Resolutions	Electrical Characteristics	
Carry bit9	PIC16C70	150
CCP1IE bit	PIC16C71	
CCP1IF bit	PIC16C71A	
CCP2IE bit	PIC16C72	
CCPR1H Register	PIC16C73	
CCPR1L Register71	PIC16C73A	
CCPR2H Register	PIC16C74	
CCPR2L Register	PIC16C74A	
CCPxM0 bit72	External Brown-out Protection Circuit	
CCPxM1 bit	External Power-on Reset Circuit	
CCPxM2 bit		
CCPxM3 bit72	F	
CCPxX bit72	Family of Devices	
CCPxY bit72	PIC14000	285
CHS0 bit	PIC16C5X	286
CHS1 bit	PIC16CXXX	
CKP bit	PIC16C6X	288
Clocking Scheme	PIC16C7X	6, 289
CLRF Instruction	PIC16C8X	290
CLRW Instruction	PIC16C9XX	291
CLRWDT Instruction	PIC17CXX	292
Code Examples	FERR bit	94
Call of a Subroutine in Page 1 from Page 042	FOSC0 bit	122
Changing Between Capture Prescalers73	FOSC1 bit	122
Changing Prescaler (Timer0 to WDT)63	FSR Register2	6, 27, 28, 29, 42
Changing Prescaler (WDT to Timer0)63	Fuzzy Logic Dev. System (fuzzyTECH®-MP)	155, 157
Doing an A/D Conversion116	•	
I/O Programming54	G	
	General Description	5
Indirect Addressing42		
Indirect Addressing42 Initializing PORTA43	GIE bit	32, 133
Initializing PORTA43	GIE bitGO/DONE bit	32, 133 109
Initializing PORTA43 Initializing PORTB45	GIE bit GO/DONE bit GOTO Instruction	32, 133 109 148
Initializing PORTA43	GIE bitGO/DONE bit	32, 133 109 148
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48	GIE bit GO/DONE bit GOTO Instruction	32, 133 109 148
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48 Loading the SSPBUF Register 79	GIE bitGO/DONE bitGOTO InstructionGraphs and Charts, PIC16C71	32, 133 109 148
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48 Loading the SSPBUF Register 79 Saving W register and STATUS in RAM 136	GIE bit	32, 133 109 148 187
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48 Loading the SSPBUF Register 79 Saving W register and STATUS in RAM 136 Code Protection 121, 139	GIE bit	
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48 Loading the SSPBUF Register 79 Saving W register and STATUS in RAM 136 Code Protection 121, 139 COMF Instruction 147	GIE bit	
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48 Loading the SSPBUF Register 79 Saving W register and STATUS in RAM 136 Code Protection 121, 139 COMF Instruction 147 Computed GOTO 41 Configuration Bits 121 Configuration Word 122	GIE bit	
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48 Loading the SSPBUF Register 79 Saving W register and STATUS in RAM 136 Code Protection 121, 139 COMF Instruction 147 Computed GOTO 41 Configuration Bits 121	GIE bit	
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48 Loading the SSPBUF Register 79 Saving W register and STATUS in RAM 136 Code Protection 121, 139 COMF Instruction 147 Computed GOTO 41 Configuration Bits 121 Configuration Word 122 CP0 bit 122 CP1 bit 122	GIE bit	
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48 Loading the SSPBUF Register 79 Saving W register and STATUS in RAM 136 Code Protection 121, 139 COMF Instruction 147 Computed GOTO 41 Configuration Bits 121 Configuration Word 122 CP0 bit 122	GIE bit	
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48 Loading the SSPBUF Register 79 Saving W register and STATUS in RAM 136 Code Protection 121, 139 COMF Instruction 147 Computed GOTO 41 Configuration Bits 121 Configuration Word 122 CP0 bit 122 CP1 bit 122	GIE bit	
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48 Loading the SSPBUF Register 79 Saving W register and STATUS in RAM 136 Code Protection 121, 139 COMF Instruction 147 Computed GOTO 41 Configuration Bits 121 Configuration Word 122 CP0 bit 122 CP1 bit 122 CREN bit 94 CS pin 55	GIE bit	
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48 Loading the SSPBUF Register 79 Saving W register and STATUS in RAM 136 Code Protection 121, 139 COMF Instruction 147 Computed GOTO 41 Configuration Bits 121 Configuration Word 122 CP0 bit 122 CP1 bit 122 CREN bit 94 CS pin 55	GIE bit	
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48 Loading the SSPBUF Register 79 Saving W register and STATUS in RAM 136 Code Protection 121, 139 COMF Instruction 147 Computed GOTO 41 Configuration Bits 121 Configuration Word 122 CP0 bit 122 CP1 bit 122 CREN bit 94 CS pin 55 D D/Ā bit 77	GIE bit	
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48 Loading the SSPBUF Register 79 Saving W register and STATUS in RAM 136 Code Protection 121, 139 COMF Instruction 147 Computed GOTO 41 Configuration Bits 121 Configuration Word 122 CP0 bit 122 CP1 bit 122 CREN bit 94 CS pin 55 D D/Ā bit 77 DC bit 30	GIE bit	
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48 Loading the SSPBUF Register 79 Saving W register and STATUS in RAM 136 Code Protection 121, 139 COMF Instruction 147 Computed GOTO 41 Configuration Bits 121 Configuration Word 122 CP0 bit 122 CP1 bit 122 CREN bit 94 CS pin 55 D D/Ā bit 77 DC bit 30 DC Characteristics	GIE bit	32, 133
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48 Loading the SSPBUF Register 79 Saving W register and STATUS in RAM 136 Code Protection 121, 139 COMF Instruction 147 Computed GOTO 41 Configuration Bits 121 Configuration Word 122 CP0 bit 122 CP1 bit 122 CREN bit 94 CS pin 55 D D/Ā bit 77 DC bit 30 DC Characteristics PIC16C70 161	GIE bit	32, 133
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48 Loading the SSPBUF Register 79 Saving W register and STATUS in RAM 136 Code Protection 121, 139 COMF Instruction 147 Computed GOTO 41 Configuration Bits 121 Configuration Word 122 CP0 bit 122 CP1 bit 122 CREN bit 94 CS pin 55 D D/Ā bit 77 DC bit 30 DC Characteristics 161 PIC16C70 161 PIC16C71 176	GIE bit	
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48 Loading the SSPBUF Register 79 Saving W register and STATUS in RAM 136 Code Protection 121, 139 COMF Instruction 147 Computed GOTO 41 Configuration Bits 121 Configuration Word 122 CP0 bit 122 CP1 bit 122 CREN bit 94 CS pin 55 D D/Ā bit 77 DC bit 30 DC Characteristics PIC16C70 161 PIC16C71 176 PIC16C71A 161	GIE bit	
Initializing PORTA 43 Initializing PORTB 45 Initializing PORTC 48 Loading the SSPBUF Register 79 Saving W register and STATUS in RAM 136 Code Protection 121, 139 COMF Instruction 147 Computed GOTO 41 Configuration Bits 121 Configuration Word 122 CP0 bit 122 CP1 bit 122 CREN bit 94 CS pin 55 D D/Ā bit 77 DC bit 30 DC Characteristics PIC16C70 161 PIC16C71 176 PIC16C71A 161 PIC16C72 197	GIE bit	32, 133
Initializing PORTA	GIE bit GO/DONE bit GO/DONE bit GOTO Instruction Graphs and Charts, PIC16C71 I I/O Ports PORTA PORTB PORTC PORTD PORTE Section I/O Programming Considerations I²C, See Synchronous Serial Port IBF bit IDLE_MODE INCF Instruction INCFSZ Instruction In-Circuit Serial Programming INDF Register Indirect Addressing Initialization Condition for all Register Instruction Cycle	32, 133
Initializing PORTA	GIE bit GO/DONE bit GO/DONE bit GOTO Instruction Graphs and Charts, PIC16C71 I I/O Ports PORTA PORTB PORTC PORTD PORTE Section I/O Programming Considerations I²C, See Synchronous Serial Port IBF bit IDLE_MODE INCF Instruction In-Circuit Serial Programming INDF Register Indirect Addressing Initialization Condition for all Register Instruction Cycle Instruction Flow/Pipelining	32, 133
Initializing PORTA	GIE bit GO/DONE bit GO/DONE bit GOTO Instruction Graphs and Charts, PIC16C71 I I/O Ports PORTA PORTB PORTC PORTD PORTE Section I/O Programming Considerations I²C, See Synchronous Serial Port IBF bit IDLE_MODE INCF Instruction INCFSZ Instruction In-Circuit Serial Programming INDF Register INDF Register Instruction Cycle Instruction Cycle Instruction Flow/Pipelining Instruction Format	32, 133
Initializing PORTA	GIE bit GO/DONE bit GO/DONE bit GOTO Instruction Graphs and Charts, PIC16C71 I I/O Ports PORTA PORTB PORTC PORTD PORTE Section I/O Programming Considerations I²C, See Synchronous Serial Port IBF bit IDLE_MODE INCF Instruction INCFSZ Instruction In-Circuit Serial Programming INDF Register Intiralization Condition for all Register Instruction Flow/Pipelining Instruction Format Instruction Set	32, 133
Initializing PORTA	GIE bit GO/DONE bit GO/DONE bit GOTO Instruction Graphs and Charts, PIC16C71 I I/O Ports PORTA PORTB PORTC PORTD PORTE Section I/O Programming Considerations I²C, See Synchronous Serial Port IBF bit IDLE_MODE INCF Instruction INCFSZ Instruction In-Circuit Serial Programming INDF Register Instruction Cycle Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Set ADDLW	32, 133
Initializing PORTA	GIE bit GO/DONE bit GO/DONE bit GOTO Instruction Graphs and Charts, PIC16C71 I I/O Ports PORTA PORTB PORTC PORTD PORTE Section I/O Programming Considerations I ² C, See Synchronous Serial Port IBF bit IDLE_MODE INCF Instruction INCFSZ Instruction In-Circuit Serial Programming INDF Register Instruction Cycle Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Set ADDLW ADDWF	32, 133
Initializing PORTA	GIE bit GO/DONE bit GO/DONE bit GOTO Instruction Graphs and Charts, PIC16C71 I I/O Ports PORTA PORTB PORTC PORTD PORTE Section I/O Programming Considerations I²C, See Synchronous Serial Port IBF bit IDLE_MODE INCF Instruction INCFSZ Instruction In-Circuit Serial Programming INDF Register Instruction Cycle Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Set ADDLW	32, 133

BCF	145	Program Memory	21
BSF	145	Program Memory Maps	
BTFSC	145	PIC16C70	21
BTFSS	146	PIC16C71	21
CALL	146	PIC16C71A	
CLRF		PIC16C72	
CLRW	_	PIC16C73	
CLRWDT		PIC16C73A	
COMF		PIC16C74	
DECF		PIC16C74A	
DECFSZ		Register File Maps	
GOTO		PIC16C70	າາ
INCF	_		
_	_	PIC16C71 PIC16C71A	
INCFSZ			-
IORLW	_	PIC16C72	
IORWF		PIC16C73	
MOVF		PIC16C73A	
MOVLW		PIC16C74	
MOVWF		PIC16C74A	
NOP		MOVF Instruction	-
OPTION		MOVLW Instruction	-
RETFIE	150	MOVWF Instruction	
RETLW	150	MPASM Assembler	155, 156
RETURN	151	MP-C C Compiler	157
RLF	151	MPSIM Software Simulator	155, 157
RRF	151		
SLEEP	151	N	
SUBLW	152	NOP Instruction	150
SUBWF	152	•	
SWAPF		0	
TRIS		OBF bit	55
XORLW		OERR bit	94
XORWF		Opcode	141
Section		OPTION Instruction	150
Summary Table		OPTION Register	31
INT Interrupt		Orthogonal	
INTCON Register		OSC Selection	
INTE bit		Oscillator	
INTEDG bit		HS	123. 128
Inter-Integrated Circuit (I ² C)		LP	,
Internal Sampling Switch (Rss) Impedence		RC	
Interrupts		XT	_
A/D		Oscillator Configurations	•
CCP1		Output of TMR2	
CCP2		Output of TWINZ	
		Р	
PortB Change		P bit	77
PSP		Packaging	
RB7:RB4 Port Change		18-Lead CERDIP w/Window	267
Section		18-Lead PDIP	
SSP		18-Lead SOIC	
TMR0		20-Lead SSOP	_
TMR1 Overflow		28-Lead Ceramic w/Window	
TMR2 Matches PR2		28-Lead PDIP	
USART RX		28-Lead SOIC	
USART TX		28-Lead SSOP	
INTF bit			
IORLW Instruction	_	40-Lead CERDIP w/Window	
IORWF Instruction		40-Lead PDIP	
IRP bit	30	44-Lead MQFP	
1		44-Lead PLCC	
L		44-Lead TQFP	
Loading of PC	41	Paging, Program Memory	
М		Parallel Slave Port	•
M		PCFG0 bit	
MCLR	126, 129	PCFG1 bit	
Memory		PCFG2 bit	
Data Memory	22	PCL	142

PCL Register25, 26, 27, 28, 29, 41	POP4 ²
PCLATH129	POR 127, 128
PCLATH Register25, 26, 27, 28, 29, 41	Oscillator Start-up Timer (OST) 121, 127
PCON Register	Power Control Register (PCON)
PD bit	Power-on Reset (POR) 121, 127, 129
PICDEM-1 Low-Cost PIC16/17 Demo Board 155, 156	Power-up Timer (PWRT) 121, 127
PICDEM-2 Low-Cost PIC16CXX Demo Board 155, 156	Power-Up-Timer (PWRT)
PICDEM-3 Low-Cost PIC16C9XXX Demo Board156	Time-out Sequence128
PICMASTER® RT In-Circuit Emulator155	Time-out Sequence on Power-up 137
PICSTART® Low-Cost Development System 155	TO 126, 128
PIE1 Register34	POR bit
PIE2 Register38	Port RB Interrupt
Pin Compatible Devices	PORTA
•	
Pin Functions	PORTA Register
MCLR/VPP14, 15, 16, 17, 18	PORTB
OSC1/CLKIN14, 15, 16, 17, 18	PORTB Register
OSC2/CLKOUT14, 15, 16, 17, 18	PORTC129
RA0/AN014, 15, 16, 17, 18	PORTC Register 26, 28, 48
RA1/AN114, 15, 16, 17, 18	PORTD
RA2/AN214, 15, 16, 17, 18	PORTD Register 28, 50
RA3/AN3/VREF	PORTE129
RA4/T0CKI14, 15, 16, 17, 18	PORTE Register
RA5/AN4/ SS 16, 17, 18	Power-down Mode (SLEEP)
RB0/INT14, 15, 16, 17, 18	PR2 Register
RB114, 15, 16, 17, 18	Prescaler, Switching Between Timer0 and WDT 63
RB214, 15, 16, 17, 18	PRO MATE® Universal Programmer
RB314, 15, 16, 17, 18	Program Branches
RB4	Program Memory
RB514, 15, 16, 17, 18	Paging4
RB614, 15, 16, 17, 18	Program Memory Maps
RB714, 15, 16, 17, 18	PIC16C7021
RC0/T1OSO/T1CKI16, 17, 19	PIC16C71
RC1/T1OSI16	PIC16C71A
RC1/T1OSI/CCP217, 19	PIC16C72
RC2/CCP116, 17, 19	PIC16C73
RC3/SCK/SCL16, 17, 19	PIC16C73A22
RC4/SDI/SDA	PIC16C74
RC5/SDO16, 17, 19	PIC16C74A
• •	
RC6	Program Verification
RC6/TX/CK	PS0 bit
RC716	PS1 bit
RC7/RX/DT17, 19, 93–107	PS2 bit
RD0/PSP019	PSA bit
RD1/PSP119	PSPIE bit
RD2/PSP219	PSPIF bit
RD3/PSP319	PSPMODE bit
RD4/PSP4	PUSH
	PWRTE bit 122
RD5/PSP519	PWRIE DIT122
RD6/PSP6	R
RD7/PSP719	
RE0/RD/AN519	R/W bit 84, 88, 89, 90
RE1/WR/AN619	R/W bit77
RE2/CS/AN719	RBIE bit
VDD14, 15, 16, 17, 19	RBIF bit 32, 45, 136
Vss14, 15, 16, 17, 19	RBPU bit
• • • •	RC Oscillator
Pinout Descriptions	·
PIC16C7014, 15	RCIE bit
PIC16C7114, 15	RCIF bit
PIC16C71A14, 15	RCSTA Register94
PIC16C7216	RCV_MODE92
PIC16C7317	RD pin
PIC16C73A17	Read-Modify-Write
	Register File
PIC16C74	•
PIC16C74A	Registers April 120 Conditions 120
PIR1 Register36	Initialization Conditions
PIR2 Register39	Maps

PIC16C70	23	SSPSTAT Register27, 29,	77, 8
PIC16C71	23	Stack	4
PIC16C71A	23	Overflows	4
PIC16C72	24	Underflow	4
PIC16C73		STATUS Register	
PIC16C73A		SUBLW Instruction	
PIC16C74		SUBWF Instruction	
PIC16C74A		SWAPF Instruction	13.
Reset Conditions		Synchronous Serial Port	
Summary	25–28	l ² C	
Reset		Addressing	
Reset Conditions for Special Registers	129	Addressing I ² C Devices	
RETFIE Instruction	150	Arbitration	8
RETLW Instruction	150	Block Diagram	8
RETURN Instruction	151	Clock Synchronization	8
RLF Instruction		Combined Format	
RP0 bit		I ² C Operation	
RP1 bit	•	I ² C Overview	
RRF Instruction		Initiating and Terminating Data Transfer	
RX9 bit		Master-Receiver Sequence	
RX9D bit	94	Master-Transmitter Sequence	
S		Multi-master	
		Multi-master Mode	
S bit	77	Reception	89
SCL	88, 91	Slave Mode	
SDA	90, 91	START	83. 90
Serial Communication Interface (SCI) Module, Se	e USART	START (S)	,
Serial Peripheral Interface (SPI)		STOP	
Services		STOP (P)	
One-Time-Programmable (OTP)	7	Transfer Acknowledge	
		_	
Quick-Turnaround-Production (QTP) Serialized Quick-Turnaround Production (SC		Transmission	90
•	,	SPI	
SFR		Block Diagram of Master/Slave Connection	
SFR As Source/Destination		Master Mode	80
SLEEP	121, 126	Serial Clock	79
SLEEP Instruction	151	Serial Data In	79
Software Simulator (MPSIM)	157	Serial Data Out	79
SPBRG Register	29	Slave Select	79
Special Event Trigger	118	SPI Clock	8
Special Features of the CPU		SPI Mode	
Special Function Registers		SSPBUF Register	
PIC16C70		SSPSR Register	
PIC16C71			0
PIC16C71		Synchronous Serial Port (SSP)	-
	_	Block Diagram, SPI Mode	
PIC16C72	20	Synchronous Serial Port Module	1
PIC16C73		Т	
PIC16C73A	_	-	
PIC16C74	28	T0CS bit	3
PIC16C74A		T0IE bit	3
Special Function Registers, Section	25	T0IF bit	3
SPEN bit		T1CKPS0 bit	6
SPI, See Synchronous Serial Port		T1CKPS1 bit	
SREN bit	94	T1CON Register	
SS bit		T10SCEN bit	
		T1SYNC bit	
SSPADD Register			_
SSPBUF Register	•	T2CKPS0 bit	
SSPCON Register		T2CKPS1 bit	
SSPEN bit		T2CON Register	
SSPIE bit		TAD	11
SSPIF bit36	6, 37, 88, 89	Timer Modules, Overview	5
SSPM0 bit		Timer0	
SSPM1 bit		RTCC	129
SSPM2 bit		Timers	`
SSPM3 bit		Timer0	
SSPOV bit		Block Diagram	E
	,		
SSPSR Register	იბ	External Clock	ნ

External Clock Timing61	USART Synchronous Reception	. 106
Increment Delay61	USART Synchronous Transmission 104, 230,	252
Interrupt59	Wake-up from Sleep via Interrupt	
Interrupt Timing60	Watchdog Timer 168, 182, 204, 223,	, 245
Overview57	TMR0 Register	28
Prescaler62	TMR1CS bit	65
Prescaler Block Diagram62	TMR1H Register26	3, 28
Section59	TMR1IE bit	34
Switching Prescaler Assignment63	TMR1IF bit	3, 37
Synchronization61	TMR1L Register	3, 28
T0CKI61	TMR1ON bit	65
T0IF136	TMR2 Register	3, 28
Timing59	TMR2IE bit	34
TMR0 Interrupt136	TMR2IF bit	3, 37
Timer1	TMR2ON bit	70
Asynchronous Counter Mode67	TO bit	30
Block Diagram66	TOUTPS0 bit	70
Capacitor Selection67	TOUTPS1 bit	70
External Clock Input66	TOUTPS2 bit	70
External Clock Input Timing67	TOUTPS3 bit	
Operation in Timer Mode66	TRIS Instruction	
Oscillator67	TRISA Register	
Overview57	TRISB Register 25, 27, 29	
Prescaler	TRISC Register	
Resetting of Timer1 Registers68	TRISD Register	
Resetting Timer1 using a CCP Trigger Output 68	TRISE Register	
Synchronized Counter Mode66	Two's Complement	
T1CON65	TXIE bit	
TMR1H67	TXIF bit	
TMR1L67	TXSTA Register	-
Timer2	17.017. Rogistor	00
Block Diagram69	U	
Module69	UA bit	77
Overview57	Universal Synchronous Asynchronous Receiver Transm	
Postscaler69	(USART)	
Prescaler	USART	00
T2CON70	Asynchronous Mode	ac
	Asynchronous Receiver	
Timing Diagrams	Asynchronous Reception	
A/D Conversion	Asynchronous Transmission	
Brown-out Reset	Asynchronous Transmitter	
Capture/Compare/PWM	Baud Rate Generator (BRG)	
CLKOUT and I/O	Receive Block Diagram	
External Clock Timing	Sampling	
I ² C Bus Data		
I ² C Bus Start/Stop bits208, 228, 250	Synchronous Master Mode	
I ² C Clock Synchronization	Synchronous Master Reception	
I ² C Data Transfer Wait State84	Synchronous Master Transmission	
I ² C Multi-Master Arbitration86	Synchronous Slave Mode	
I ² C Reception89	Synchronous Slave Reception	
I ² C Transmission90	Synchronous Slave Transmit	
Parallel Slave Port226	Transmit Block Diagram	
Power-up Timer168, 182, 204, 223, 245	UV Erasable Devices	7
Reset168, 182, 204, 223, 245	W	
SPI Mode207, 227, 249		
SPI Mode Timing (No SS Control)81	W Register	
SPI Mode Timing (SS Control)81	ALU	
Start-up Timer168, 182, 204, 223, 245	Wake-up from SLEEP	
Time-out Sequence131	Watchdog Timer (WDT) 121, 126, 129,	
Timer059, 169, 183, 205, 224, 246	WCOL bit	
Timer0 Interrupt Timing60	WDT	
Timer0 with External Clock61	Block Diagram	
Timer1205, 224, 246	Period	. 137
USART Asynchronous Master Transmission 100	Programming Considerations	
USART Asynchronous Reception101	Timeout	
USART RX Pin Sampling98	WDTE bit	
USART Synchronous Receive230, 252	Word	
35/11(1 5)/10/10/10/00/10 1	WR pin	
	,	

X XMIT_MODE 92 XORLW Instruction 153 XORWF Instruction 153 Z Z bit 30 Zero bit 9

LIST OF EXAMPLES

Example 3-1:	Instruction Pipeline Flow	20
Example 4-1:	Call of a Subroutine in Page 1	0
Example 1 1.	from Page 0	42
Example 4-2:	Indirect Addressing	
Example 5-1:	Initializing PORTA	
Example 5-1:	Initializing PORTB	
Example 5-2:	Initializing PORTC	
Example 5-4:	Read-Modify-Write Instructions on	40
Example 5-4.	an I/O Port	E 1
Evenne 7.1	Changing Prescaler (Timer0→WDT)	
Example 7-1:		
Example 7-2:	Changing Prescaler (WDT→Timer0)	63
Example 8-1:	Reading a 16-bit	07
	Free-Running Timer	67
Example 10-1:	Changing Between Capture	70
	Prescalers	73
Example 10-2:	PWM Period and Duty Cycle	
	Calculation	75
Example 11-1:	Loading the SSPBUF (SSPSR)	
	Register	79
Example 12-1:	Calculating Baud Rate Error	
Equation 13-1:	A/D Minimum Charging Time	114
Example 13-1:	Calculating the Minimum Required	
	Sample Time	114
Example 13-2:	Doing an A/D Conversion	
	(PIC16C710/71/711)	116
Example 13-3:	Doing an A/D Conversion	
·	(PIC16C72/73/73A/74/74A)	116
Example 13-4:	4-bit vs. 8-bit Conversion Times	
Example 14-1:	Saving STATUS and W Registers	
	in RAM (PIC16C710/71/711)	136
Example 14-2:	Saving STATUS and W Registers	
	in RAM (PIC16C72/73/73A/74/74A)	.136
LIST OF FIG	,	
LIST OF FIG	,	
LIST OF FIG	BURES	
	,	10
Figure 3-1:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram	10
Figure 3-1: Figure 3-2:	PIC16C73/73A Block Diagram PIC16C73/73A Block Diagram	10 11
Figure 3-1: Figure 3-2: Figure 3-3:	PIC16C71/74A Block Diagram PIC16C74/74A Block Diagram PIC16C74/74A Block Diagram	10 11 12
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle	10 11 12
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4: Figure 3-5:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map	10 11 12 13
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4: Figure 3-5: Figure 4-1:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map and Stack	10 11 12 13
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4: Figure 3-5:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map and Stack PIC16C71/711 Program Memory Map	10 12 13 20
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4: Figure 3-5: Figure 4-1: Figure 4-2:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map and Stack PIC16C71/711 Program Memory Map and Stack	10 12 13 20
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4: Figure 3-5: Figure 4-1:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map and Stack PIC16C71/711 Program Memory Map and Stack PIC16C72 Program Memory Map	10 11 13 20 21
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4: Figure 3-5: Figure 4-1: Figure 4-2: Figure 4-3:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map and Stack PIC16C71/711 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack	10 11 13 20 21
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4: Figure 3-5: Figure 4-1: Figure 4-2:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map and Stack PIC16C71/711 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C73/73A/74/74A Program	10 12 13 20 21 21
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4: Figure 3-5: Figure 4-1: Figure 4-2: Figure 4-3: Figure 4-4:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map and Stack PIC16C71/711 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack	10 11 13 20 21 21
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4: Figure 3-5: Figure 4-1: Figure 4-2: Figure 4-3: Figure 4-4: Figure 4-5:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map and Stack PIC16C71/711 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C710/71 Register File Map	1011121320212122
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4: Figure 3-5: Figure 4-1: Figure 4-2: Figure 4-3: Figure 4-4: Figure 4-6:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map and Stack PIC16C71/711 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C710/71 Register File Map	1011122121222323
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4: Figure 3-5: Figure 4-1: Figure 4-2: Figure 4-3: Figure 4-4: Figure 4-6: Figure 4-7:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map and Stack PIC16C71/711 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C710/71 Register File Map PIC16C711 Register File Map	1011122121222323
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4: Figure 3-5: Figure 4-1: Figure 4-2: Figure 4-3: Figure 4-4: Figure 4-6:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map and Stack PIC16C71/711 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C710/71 Register File Map PIC16C72 Register File Map PIC16C72 Register File Map PIC16C73/73A/74/74A Register	101112212122232324
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4: Figure 3-5: Figure 4-1: Figure 4-2: Figure 4-3: Figure 4-4: Figure 4-6: Figure 4-7: Figure 4-8:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map and Stack PIC16C71/711 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C710/71 Register File Map PIC16C711 Register File Map PIC16C72 Register File Map PIC16C73/73A/74/74A Register File Map	101320212222232324
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-5: Figure 4-1: Figure 4-2: Figure 4-3: Figure 4-5: Figure 4-6: Figure 4-7: Figure 4-8: Figure 4-9:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map and Stack PIC16C71/711 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C72 Program File Map PIC16C710/71 Register File Map PIC16C711 Register File Map PIC16C72 Register File Map PIC16C73/73A/74/74A Register File Map	101112212122232324
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-5: Figure 4-1: Figure 4-2: Figure 4-3: Figure 4-4: Figure 4-5: Figure 4-6: Figure 4-7: Figure 4-8: Figure 4-9: Figure 4-10:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map and Stack PIC16C71/711 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C710/71 Register File Map PIC16C710/71 Register File Map PIC16C72 Register File Map PIC16C73/73A/74/74A Register File Map	101112212122232324
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-5: Figure 4-1: Figure 4-2: Figure 4-3: Figure 4-5: Figure 4-6: Figure 4-7: Figure 4-8: Figure 4-9:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map and Stack PIC16C71/711 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C710/71 Register File Map PIC16C711 Register File Map PIC16C72 Register File Map PIC16C73/73A/74/74A Register File Map	1011122121222324243031
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-5: Figure 4-1: Figure 4-2: Figure 4-3: Figure 4-4: Figure 4-6: Figure 4-7: Figure 4-8: Figure 4-9: Figure 4-10: Figure 4-11:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map and Stack PIC16C71/711 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C710/71 Register File Map PIC16C710/71 Register File Map PIC16C73/73A/74/74A Register File Map PIC16C73/73A/74/74A Register File Map PIC16C73/73A/74/74A Register File Map PIC16C73/73A/74/74A Register File Map Status Register (Address 03h, 83h) OPTION Register (Address 81h) INTCON Register for PIC16C710/71/711 (Address 0Bh, 8Bh)	1011122121222324243031
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-5: Figure 4-1: Figure 4-2: Figure 4-3: Figure 4-4: Figure 4-5: Figure 4-6: Figure 4-7: Figure 4-8: Figure 4-9: Figure 4-10:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map and Stack PIC16C71/711 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C710/71 Register File Map PIC16C710/71 Register File Map PIC16C72 Register File Map PIC16C73/73A/74/74A Register File Map PIC16C73/73A/74/74A Register File Map PIC16C73/73A/74/74A Register File Map PIC16C73/73A/74/74A Register File Map PIC16C710/71/711 (Address 03h, 83h) OPTION Register for PIC16C710/71/711 (Address 0Bh, 8Bh) INTCON Register for PIC16C72/	1011122121222324243031
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-5: Figure 4-1: Figure 4-2: Figure 4-3: Figure 4-4: Figure 4-6: Figure 4-7: Figure 4-8: Figure 4-9: Figure 4-10: Figure 4-11:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram PIC16C74/74A Block Diagram Clock/Instruction Cycle PIC16C710 Program Memory Map and Stack PIC16C71/711 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C73/73A/74/74A Program Memory Map and Stack PIC16C710/71 Register File Map PIC16C710 Register File Map PIC16C73/73A/74/74A Register File Map PIC16C73/73A/74/74A Register File Map PIC16C710/71/711 (Address 03h, 83h) OPTION Register for PIC16C710/71/711 (Address 0Bh, 8Bh) INTCON Register for PIC16C72/73/73A/74/74A (Address 0Bh, 8Bh)	1011122121222324243031
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-5: Figure 4-1: Figure 4-2: Figure 4-3: Figure 4-4: Figure 4-6: Figure 4-7: Figure 4-8: Figure 4-9: Figure 4-10: Figure 4-11:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram PIC16C710 Program Memory Map and Stack PIC16C71/711 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack PIC16C72 Program Memory Map and Stack	1011122121222324303132
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4: Figure 3-5: Figure 4-1: Figure 4-2: Figure 4-3: Figure 4-6: Figure 4-6: Figure 4-7: Figure 4-8: Figure 4-9: Figure 4-10: Figure 4-11: Figure 4-12:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram PIC16C710 Program Memory Map and Stack	1011122121222324303132
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4: Figure 3-5: Figure 4-1: Figure 4-2: Figure 4-3: Figure 4-6: Figure 4-6: Figure 4-7: Figure 4-8: Figure 4-9: Figure 4-10: Figure 4-11: Figure 4-12:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram	101112212122232430313233
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4: Figure 3-5: Figure 4-1: Figure 4-2: Figure 4-3: Figure 4-6: Figure 4-6: Figure 4-7: Figure 4-8: Figure 4-9: Figure 4-10: Figure 4-11: Figure 4-13:	PIC16C710/71/711 Block Diagram	101112212122232430313233
Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4: Figure 3-5: Figure 4-1: Figure 4-2: Figure 4-3: Figure 4-6: Figure 4-6: Figure 4-7: Figure 4-8: Figure 4-9: Figure 4-10: Figure 4-11: Figure 4-13:	PIC16C710/71/711 Block Diagram PIC16C72 Block Diagram PIC16C73/73A Block Diagram PIC16C74/74A Block Diagram PIC16C710 Program Memory Map and Stack	101112212122232430313233

Figure 4-16:	PIR1 Register PIC16C73/73A/74/74A	Figure 11-16:	Clock Synchronization 86
	(Address 0Ch)37	Figure 11-17:	SSP Block Diagram (I ² C Mode) 87
Figure 4-17:	PIE2 Register (Address 8Dh)38	Figure 11-18:	I ² C Waveforms for Reception
Figure 4-18:	PIR2 Register (Address 0Dh)39		(7-bit Address) 89
Figure 4-19:	PCON Register (Address 8Eh)40	Figure 11-19:	I ² C Waveforms for Transmission
Figure 4-20:	Loading of PC In Different Situations 41	rigate it to.	(7-bit Address)
Figure 4-21:	Direct/Indirect Addressing42	Figure 11-20:	Operation of the I ² C Module in
-		Figure 11-20.	
Figure 5-1:	Block Diagram of RA3:RA0 and		IDLE_MODE, RCV_MODE or
	RA5 Pins43		XMIT_MODE 92
Figure 5-2:	Block Diagram of RA4/T0CKI Pin44	Figure 12-1:	TXSTA: Transmit Status and
Figure 5-3:	Block Diagram of RB3:RB0 Pins45		Control Register (Address 98h) 93
Figure 5-4:	Block Diagram of RB7:RB4 Pins	Figure 12-2:	RCSTA: Receive Status and
	(PIC16C71/73/74)46		Control Register (Address 18h) 94
Figure 5-5:	Block Diagram of RB7:RB4 Pins	Figure 12-3:	RX Pin Sampling Scheme (BRGH = 0) 98
o .	(PIC16C710/711/72/73A/74A)46	Figure 12-4:	RX Pin Sampling Scheme (BRGH = 1) 98
Figure 5-6:	PORTC Block Diagram	Figure 12-5:	RX Pin Sampling Scheme (BRGH = 1) 98
i iguio o o.	(Peripheral Output Override)48	Figure 12-6:	USART Transmit Block Diagram
Figure 5 7:		-	
Figure 5-7:	PORTD Block Diagram	Figure 12-7:	Asynchronous Master Transmission 100
F: 5.0	(in I/O Port Mode)50	Figure 12-8:	Asynchronous Master Transmission
Figure 5-8:	TRISE Register (Address 89h)52		(Back to Back) 100
Figure 5-9:	PORTE Block Diagram	Figure 12-9:	USART Receive Block Diagram 101
	(in I/O Port Mode)53	Figure 12-10:	Asynchronous Reception101
Figure 5-10:	Successive I/O Operation54	Figure 12-11:	Synchronous Transmission 104
Figure 5-11:	PORTD and PORTE Block Diagram	Figure 12-12:	Synchronous Transmission
· ·	(Parallel Slave Port)55	· ·	(Through TXEN) 104
Figure 7-1:	Timer0 Block Diagram59	Figure 12-13:	Synchronous Reception
Figure 7-2:	Timer0 Timing: Internal Clock/	ga. 0	(Master Mode, SREN) 106
riguic 7-2.	No Prescale59	Figure 13-1:	ADCON0 Register, PIC16C710/71/711
Ciaura 7 2		rigule 15-1.	
Figure 7-3:	Timer0 Timing: Internal Clock/	F: 40.0	(Address 08h)
	Prescale 1:2	Figure 13-2:	ADCON0 Register, PIC16C72/73/73A/
Figure 7-4:	Timer0 Interrupt Timing60		74/74A (Address 1Fh) 110
Figure 7-5:	Timer0 Timing with External Clock61	Figure 13-3:	ADCON1 Register for
Figure 7-6:	Block Diagram of the Timer0/WDT		PIC16C710/71/711 (Address 88h) 110
	Prescaler 62	Figure 13-4:	ADCON1 Register, PIC16C72/73/73A/
Figure 8-1:	T1CON: Timer1 Control Register		74/74A (Address 9Fh)111
· ·	(Address 10h)65	Figure 13-5:	A/D Block Diagram,
Figure 8-2:	Timer1 Block Diagram66	1.9	PIC16C710/71/711 112
Figure 9-1:	Timer2 Block Diagram69	Figure 13-6:	A/D Block Diagram,
Figure 9-2:	T2CON: Timer2 Control Register	rigate to o.	PIC16C72/73/73A/74/74A 113
rigule 9-2.	-	Figure 12 7	
E' 40 4	(Address 12h)70	Figure 13-7:	Analog Input Model
Figure 10-1:	CCP1CON Register (Address 17h)/	Figure 13-8:	A/D Transfer Function
	CCP2CON Register (Address 1Dh)72	Figure 13-9:	Flowchart of A/D Operation 119
Figure 10-2:	Capture Mode Operation Block Diagram 72	Figure 14-1:	Configuration Word for PIC16C71 121
Figure 10-3:	Compare Mode Operation	Figure 14-2:	Configuration Word for PIC16C710/711 . 122
	Block Diagram73	Figure 14-3:	Configuration Word for PIC16C73/74 122
Figure 10-4:	Simplified PWM Block Diagram74	Figure 14-4:	Configuration Word for
Figure 10-5:	PWM Output74	· ·	PIC16C72/73A/74A 123
Figure 11-1:	SSPSTAT: Sync Serial Port Status	Figure 14-5:	Crystal/Ceramic Resonator Operation
ga	Register (Address 94h)77	1.94.0 1.01	(HS, XT or LP
Figure 11-2:	SSPCON: Sync Serial Port Control		OSC Configuration) 123
rigule 11-2.	•	Figure 44 C.	, ,
E: 44.0	Register (Address 14h)78	Figure 14-6:	External Clock Input Operation
Figure 11-3:	SSP Block Diagram (SPI Mode)79		(HS, XT or LP OSC Configuration) 123
Figure 11-4:	SPI Master/Slave Connection80	Figure 14-7:	External Parallel Resonant Crystal
Figure 11-5:	SPI Mode Timing (Master Mode		Oscillator Circuit
	or Slave Mode w/o ss Control) 81	Figure 14-8:	External Series Resonant Crystal
Figure 11-6:	SPI Mode Timing (Slave Mode		Oscillator Circuit
•	with ss Control)81	Figure 14-9:	RC Oscillator Mode125
Figure 11-7:	Start and Stop Conditions83	Figure 14-10:	Simplified Block Diagram of
Figure 11-8:	7-bit Address Format84		On-chip Reset Circuit
•		Figure 14 11:	•
Figure 11-9:	I ² C 10-bit Address Format	Figure 14-11:	Brown-out Situations
Figure 11-10:	Slave-receiver Acknowledge	Figure 14-12:	Time-out Sequence on Power-up
Figure 11-11:	Data Transfer Wait State84		(MCLR not Tied to VDD): Case 1 131
Figure 11-12:	Master-transmitter Sequence85	Figure 14-13:	Time-out Sequence on Power-up
Figure 11-13:	Master-receiver Sequence85		(MCLR Not Tied To VDD): Case 2 131
Figure 11-14:	Combined Format85	Figure 14-14:	Time-out Sequence on Power-up
Figure 11-15:	Multi-master Arbitration (Two Masters) 86		(MCLR Tied to VDD)131

Figure 14-15:	External Power-on Reset Circuit		Figure 20-17:	Transconductance (gm) of LP	
	(for Slow VDD Power-up)13			Oscillator vs. VDD	193
Figure 14-16:	External Brown-out Protection Circuit 113		Figure 20-18:	Transconductance (gm) of XT	
Figure 14-17:	External Brown-out Protection Circuit 213	32		Oscillator vs. VDD	193
Figure 14-18:	Interrupt Logic for PIC16C710/71/711 13	34	Figure 20-19:	IOH vs. VOH, VDD = 3V	
Figure 14-19:	Interrupt Logic for PIC16C7213	34	Figure 20-20:	IOH vs. VOH, VDD = 5V	
Figure 14-20:	Interrupt Logic for PIC16C73/73A13		Figure 20-21:	IOL vs. VOL, VDD = 3V	194
Figure 14-21:	Interrupt Logic for PIC16C74/74A13	35	Figure 20-22:	IOL vs. VOL, VDD = 5V	194
Figure 14-22:	INT Pin Interrupt Timing13	35	Figure 21-1:	Load Conditions	201
Figure 14-23:	Watchdog Timer Block Diagram13	37	Figure 21-2:	External Clock Timing	202
Figure 14-24:	Summary of Watchdog Timer		Figure 21-3:	CLKOUT and I/O Timing	203
	Registers 13	37	Figure 21-4:	Reset, Watchdog Timer,	
Figure 14-25:	Wake-up from Sleep Through			Oscillator Start-up Timer and	
	Interrupt13	39		Power-up Timer Timing	204
Figure 14-26:	Typical In-Circuit Serial Programming		Figure 21-5:	Brown-out Reset Timing	
•	Connection	39	Figure 21-6:	Timer0 and Timer1 Clock Timings	
Figure 15-1:	General Format for Instructions14		Figure 21-7:	Capture/Compare/PWM Timings	
Figure 17-1:	Load Conditions 16		3	(CCP1)	206
Figure 17-2:	External Clock Timing 16		Figure 21-8:	SPI Mode Timing	
Figure 17-3:	CLKOUT and I/O Timing16		Figure 21-9:	I ² C Bus Start/Stop Bits Timing	
Figure 17-4:	Reset, Watchdog Timer,		Figure 21-10:	I ² C Bus Data Timing	
rigato 17 4.	Oscillator Start-up Timer and		Figure 21-11:	A/D Conversion Timing	
	Power-up Timer Timing16		Figure 22-1:	Load Conditions	
Ciaura 17 E.			ū		
Figure 17-5:	Brown-out Reset Timing		Figure 22-2:	External Clock Timing	
Figure 17-6:	Timer0 Clock Timings		Figure 22-3:	CLKOUT and I/O Timing	222
Figure 17-7:	A/D Conversion Timing17		Figure 22-4:	Reset, Watchdog Timer,	
Figure 19-1:	Load Conditions 17			Oscillator Start-up Timer and	
Figure 19-2:	External Clock Timing18			Power-up Timer Timing	
Figure 19-3:	CLKOUT and I/O Timing18	31	Figure 22-5:	Timer0 and Timer1 Clock Timings	224
Figure 19-4:	Reset, Watchdog Timer,		Figure 22-6:	Capture/Compare/PWM Timings	
	Oscillator Start-up Timer and			(CCP1 and CCP2)	225
	Power-up Timer Timing18	32	Figure 22-7:	Parallel Slave Port Timing (PIC16C74)	226
Figure 19-5:	Timer0 Clock Timings 18	33	Figure 22-8:	SPI Mode Timing	227
Figure 19-6:	A/D Conversion Timing 18		Figure 22-9:	I ² C Bus Start/Stop Bits Timing	
Figure 20-1:	Typical RC Oscillator Frequency		Figure 22-10:	I ² C Bus Data Timing	
3	vs. Temperature18		Figure 22-11:	USART Synchronous Transmission	
Figure 20-2:	Typical RC Oscillator Frequency		94.0	(Master/Slave) Timing	.230
ga. o _o	vs. VDD	R7	Figure 22-12:	USART Synchronous Receive	00
Figure 20-3:	Typical RC Oscillator Frequency	,,	1 1guit 22 12.	(Master/Slave) Timing	230
riguic 20 3.	vs. VDD18	R 7	Figure 22-13:	A/D Conversion Timing	
Figure 20.4:			-		
Figure 20-4:	Typical RC Oscillator Frequency		Figure 23-1:	Load Conditions	
Ciaura 20 E.	vs. VDD		Figure 23-2:	External Clock Timing	
Figure 20-5:	Typical Ipd vs. VDD Watchdog Timer		Figure 23-3:	CLKOUT and I/O Timing	244
	Disabled 25°C	38	Figure 23-4:	Reset, Watchdog Timer,	
Figure 20-6:	Typical Ipd vs. VDD Watchdog Timer			Oscillator Start-up Timer and	- · -
	Enabled 25°C18			Power-up Timer Timing	
Figure 20-7:	Maximum Ipd vs. VDD Watchdog		Figure 23-5:	Brown-out Reset Timing	
	Disabled 18	39	Figure 23-6:	Timer0 and Timer1 Clock Timings	246
Figure 20-8:	Maximum Ipd vs. VDD Watchdog		Figure 23-7:	Capture/Compare/PWM Timings	
	Enabled18	39		(CCP1 and CCP2)	247
Figure 20-9:	Vth (Input Threshold Voltage) of		Figure 23-8:	Parallel Slave Port Timing	
	I/O Pins vs. VDD18	39		(PIC16C74A)	248
Figure 20-10:	VIH, VIL of MCLR, TOCKI and OSC1		Figure 23-9:	SPI Mode Timing	249
Ü	(in RC Mode) vs. VDD19		Figure 23-10:	I ² C Bus Start/Stop Bits Timing	
Figure 20-11:	VTH (Input Threshold Voltage)		Figure 23-11:	I ² C Bus Data Timing	
J	of OSC1 Input (in XT, HS, and		Figure 23-12:	USART Synchronous Transmission	
	LP Modes) vs. VDD			(Master/Slave) Timing	252
Figure 20-12:	Typical IDD vs. Freq (Ext Clock, 25°C) 19		Figure 23-13:	USART Synchronous Receive	0_
Figure 20-13:	Maximum, IDD vs. Freq	, ,	1 iguit 20 10.		252
1 1gul 6 20-13.		11	Figure 22 44:	(Master/Slave) Timing	
Eiguro 20 44:	(Ext Clock, -40° to +85°C)		Figure 23-14:	A/D Conversion Timing	∠ეე
Figure 20-14:	Maximum Idd vs. Freq with A/D Off		Figure 24-1:	Typical IPD vs. VDD (WDT Disabled,	05-
F	(Ext Clock, -55° to +125°C)		E: 6:5	RC Mode)	25/
Figure 20-15:	WDT Timer Time-out Period vs. Vdd 19	92	Figure 24-2:	Maximum IPD vs. VDD (WDT Disabled,	c
Figure 20-16:	Transconductance (gm) of HS			RC Mode)	257
	Oscillator vs. VDD19	92	Figure 24-3:	Typical IPD vs. VDD @ 25°C	
				(WDT Fnabled, RC Mode)	258

Figure 24-4:	Maximum IPD vs. VDD (WDT Enabled,	Table 4-2:	PIC16C72 Special Function Register	26
Figure 24-5:	RC MOde)258 Typical RC Oscillator Frequency	Table 4-3:	SummaryPIC16C73/73A/74/74A Special Function	
	vs. VDD258		Register Summary	. 28
Figure 24-6:	Typical RC Oscillator Frequency	Table 5-1:	PORTA Functions	. 44
	vs. VDD258	Table 5-2:	Summary of Registers Associated	
Figure 24-7:	Typical RC Oscillator Frequency		with PORTA	. 44
	vs. VDD258	Table 5-3:	PORTB Functions	. 46
Figure 24-8:	Typical IPD vs. VDD Brown-out Detect	Table 5-4:	Summary of Registers Associated	
9	Enabled (RC Mode)259		with PORTB	47
Figure 24-9:	Maximum IPD vs. VDD Brown-out Detect	Table 5-5:	PORTC Functions	
riguro 2+ o.	Enabled (85°C to -40°C, RC Mode) 259	Table 5-6:	Summary of Registers Associated	. 40
Figure 24 10:	,	Table 5-0.	with PORTC	40
Figure 24-10:	Typical IPD vs. Timer1 Enabled	Tabla C 7.		
	(32 kHz, RC0/RC1 = 33 pF/33 pF,	Table 5-7:	PORTD Functions	. 50
	RC Mode)259	Table 5-8:	Summary of Registers Associated	
Figure 24-11:	Maximum IPD vs. Timer1 Enabled		with PORTD	
	(32 kHz, RC0/RC1 = 33 pF/33 pF,	Table 5-9:	PORTE Functions	. 53
	85°C to -40°C, RC Mode)259	Table 5-10:	Summary of Registers Associated	
Figure 24-12:	Typical IDD vs. Frequency		with PORTE	. 53
•	(RC Mode @ 22 pF, 25°C)260	Table 5-11:	Registers Associated with Parallel	
Figure 24-13:	Maximum IDD vs. Frequency		Slave Port	. 56
94.0 =0.	(RC Mode @ 22 pF, -40°C to 85°C) 260	Table 7-1:	Registers Associated with Timer0,	
Figure 24-14:	Typical IDD vs. Frequency	Table 7 1.	PIC16C710/71/711	63
Figure 24-14.	, ,	Toble 7.0		. 03
F: 04 45	(RC Mode @ 100 pF, 25°C)261	Table 7-2:	Registers Associated with Timer0,	00
Figure 24-15:	Maximum IDD vs. Frequency		PIC16C72/73/73A/74/74A	. 63
	(RC Mode @ 100 pF, -40°C to 85°C) 261	Table 8-1:	Capacitor Selection for the Timer1	
Figure 24-16:	Typical IDD vs. Frequency		Oscillator	. 67
	(RC Mode @ 300 pF, 25°C)262	Table 8-2:	Registers Associated with Timer1	
Figure 24-17:	Maximum IDD vs. Frequency		as a Timer/Counter	. 68
	(RC Mode @ 300 pF, -40°C to 85°C) 262	Table 9-1:	Registers Associated with Timer2	
Figure 24-18:	Typical IDD vs. Capacitance @ 500 kHz		as a Timer/Counter	. 70
3	(RC Mode)263	Table 10-1:	CCP Mode - Timer Resource	
Figure 24-19:	Transconductance(gm) of	Table 10-2:	Interaction of Two CCP Modules	
riguic 24 15.	HS Oscillator vs. VDD263	Table 10-2:	Example PWM Frequencies and	. , ,
Figure 24 20.		Table 10-3.	·	75
Figure 24-20:	Transconductance(gm) of	T-1-1- 40 4	Resolutions at 20 MHz	. 73
	LP Oscillator vs. VDD263	Table 10-4:	Registers Associated with Capture,	
Figure 24-21:	Transconductance(gm) of		Compare, and Timer1	. 75
	XT Oscillator vs. VDD263	Table 10-5:	Registers Associated with PWM and	
Figure 24-22:	Typical XTAL Startup Time vs. VDD		Timer2	. 76
	(LP Mode, 25°C)264	Table 11-1:	Registers Associated with SPI	
Figure 24-23:	Typical XTAL Startup Time vs. VDD		Operation	. 82
•	(HS Mode, 25°C)264	Table 11-2:	I ² C Bus Terminology	
Figure 24-24:	Typical XTAL Startup Time vs. VDD	Table 11-3:	Data Transfer Received Byte Actions	
3	(XT Mode, 25°C)264	Table 11-4:	Registers Associated with I ² C	
Figure 24-25:	Typical Idd vs. Frequency	rabio i i i.	Operation	01
1 iguic 24 25.	(LP Mode, 25°C)265	Table 12-1:	Baud Rate Formula	
Figure 24 26.				. 93
Figure 24-26:	Maximum IDD vs. Frequency	Table 12-2:	Registers Associated with	٥-
	(LP Mode, 85°C to -40°C)265		Baud Rate Generator	
Figure 24-27:	Typical IDD vs. Frequency	Table 12-3:	Baud Rates for Synchronous Mode	. 96
	(XT Mode, 25°C)265	Table 12-4:	Baud Rates for Asynchronous Mode	
Figure 24-28:	Maximum IDD vs. Frequency		(BRGH = 0)	. 96
	(XT Mode, -40°C to 85°C)265	Table 12-5:	Baud Rates for Asynchronous Mode	
Figure 24-29:	Typical IDD vs. Frequency		(BRGH = 1)	. 97
J	(HS Mode, 25°C)266	Table 12-6:	Registers Associated with	
Figure 24-30:	Maximum IDD vs. Frequency		Asynchronous Transmission	100
1 1gui 0 2 1 00.	(HS Mode, -40°C to 85°C)266	Table 12-7:	Registers Associated with	
	(110 Mode, 40 0 to 03 0)200	Table 12-7.		100
LIST OF TA	BLES	Toble 10.0:	Asynchronous Reception	102
		Table 12-8:	Registers Associated with	404
Table 1-1:	PIC16C7X Family of Devices6		Synchronous Master Transmission	104
Table 3-1:	PIC16C710/711 Pinout Description14	Table 12-9:	Registers Associated with	
Table 3-2:	PIC16C71 Pinout Description15		Synchronous Master Reception	105
Table 3-3:	PIC16C72 Pinout Description16	Table 12-10:	Registers Associated with	
Table 3-4:	PIC16C73/73A Pinout Description 17		Synchronous Slave Transmission	108
Table 3-5:	PIC16C74/74A Pinout Description18	Table 12-11:	Registers Associated with	
Table 4-1:	PIC16C710/71/711 Special Function		Synchronous Slave Reception	108
-	Register Summary25		,	

Table 40.4.	Tables Device Operation Francisco	Table 40 4:	Donat Watch don Timer
Table 13-1:	TAD vs. Device Operating Frequencies,	Table 19-4:	Reset, Watchdog Timer,
Toble 12 2:	PIC16C71115		Oscillator Start-up Timer and
Table 13-2:	TAD vs. Device Operating Frequencies,	Toble 10 Fr	Power-up Timer Requirements
Toble 12.2.	PIC16C710/711/72/73/73A/74/74A115	Table 19-5:	Timer0 Clock Requirements
Table 13-3:	Summary of A/D Registers,	Table 19-6:	A/D Converter Characteristics:
Table 40.4:	PIC16C710/71/711		PIC16C71-04 (Commercial, Industrial)
Table 13-4:	Summary of A/D Registers, PIC16C72 120	T-1-1- 40 7	PIC16C71-20 (Commercial, Industrial)184
Table 13-5:	Summary of A/D Registers,	Table 19-7:	A/D Converter Characteristics:
T 11 444	PIC16C73/73A/74/74A120	T 11 40 0	PIC16LC71-04 (Commercial, Industrial)185
Table 14-1:	Ceramic Resonators PIC16C71124	Table 19-8:	A/D Conversion Requirements186
Table 14-2:	Capacitor Selection for	Table 20-1:	RC Oscillator Frequencies188
	Crystal Oscillator for PIC16C71124	Table 21-1:	Cross Reference of Device Specs
Table 14-3:	Ceramic Resonators		for Oscillator Configurations and
	PIC16C710/711/72/73/73A/74/74A 124		Frequencies of Operation
Table 14-4:	Capacitor Selection for		(Commercial Devices)196
	Crystal Oscillator for PIC16C710/711/	Table 21-2:	Clock Timing Requirements202
	72/73/73A/74/74A124	Table 21-3:	CLKOUT and I/O Timing Requirements 203
Table 14-5:	Time-out in Various Situations,	Table 21-4:	Reset, Watchdog Timer, Oscillator
	PIC16C71/73/74128		Start-up Timer, Power-up Timer, and
Table 14-6:	Time-out in Various Situations,		Brown-out Reset Requirements204
	PIC16C710/711/72/73A/74A128	Table 21-5:	Timer0 and Timer1 Clock
Table 14-7:	Status Bits and Their Significance,		Requirements205
	PIC16C71/73/74128	Table 21-6:	Capture/Compare/PWM Requirements
Table 14-8:	Status Bits and Their Significance,		(CCP1)206
	PIC16C710/711/72/73A/74A128	Table 21-7:	SPI Mode Requirements207
Table 14-9:	Reset Condition for Special Registers 129	Table 21-8:	I ² C Bus Start/Stop Bits Requirements208
Table 14-10:	Initialization Conditions for all	Table 21-9:	I ² C Bus Data Requirements209
1 able 14-10.		Table 21-9.	A/D Converter Characteristics:
Toble 15 1.	Registers	Table 21-10.	
Table 15-1:	Opcode Field Descriptions		PIC16C72-04 (Commercial, Industrial,
Table 15-2:	PIC16CXX Instruction Set		Automotive)
Table 16-1:	Development Tools From Microchip 158		PIC16C72-10 (Commercial, Industrial,
Table 17-1:	Cross Reference of Device Specs for		Automotive)
	Oscillator Configurations and		PIC16C72-20 (Commercial, Industrial,
	Frequencies of Operation		Automotive)210
	(Commercial Devices)160	Table 21-11:	A/D Converter Characteristics:
Table 17-2:	Clock Timing Requirements166		PIC16LC72-04 (Commercial, Industrial)211
Table 17-3:	CLKOUT and I/O Timing Requirements 167	Table 21-12:	A/D Conversion Requirements212
Table 17-4:	Reset, Watchdog Timer,	Table 22-1:	Cross Reference of Device Specs for
	Oscillator Start-up Timer and		Oscillator Configurations and
	Power-up Timer Requirements 168		Frequencies of Operation
Table 17-5:	Timer0 Clock Requirements 169		(Commercial Devices)214
Table 17-6:	A/D Converter Characteristics:	Table 22-2:	external Clock Timing Requirements220
	PIC16C710-04 (Commercial, Industrial,	Table 22-3:	CLKOUT and I/O Timing Requirements 222
	Automotive ⁽³⁾)	Table 22-4:	Reset, Watchdog Timer, Oscillator
	PIC16C711-04 (Commercial, Industrial,		Start-up Timer and Power-up Timer
	Automotive ⁽³⁾)		Requirements223
	PIC16C710-10 (Commercial, Industrial,	Table 22-5:	Timer0 and Timer1 Clock
	Automotive ⁽³⁾)		Requirements224
	PIC16C711-10 (Commercial, Industrial,	Table 22-6:	Capture/Compare/PWM Requirements
	Automotive ⁽³⁾)	Table 22 0.	(CCP1 and CCP2)225
	PIC16C710-20 (Commercial, Industrial,	Table 22-7:	Parallel Slave Port Requirements
	Automotive ⁽³⁾)	Table 22-7.	(PIC16C74)226
	,	Table 00 0.	,
	PIC16C711-20 (Commercial, Industrial,	Table 22-8:	SPI Mode Requirements227
	Automotive ⁽³⁾)	Table 22-9:	1 ² C Bus Start/Stop Bits Requirements228
Table 17-7:	A/D Converter Characteristics:	Table 22-10:	I ² C Bus Data Requirements229
	PIC16LC710-04 (Commercial, Industrial,	Table 22-11:	USART Synchronous Transmission
	Automotive ⁽⁴⁾)		Requirements230
	PIC16LC711-04 (Commercial, Industrial,	Table 22-12:	USART Synchronous Receive
	Automotive ⁽⁴⁾)171		Requirements230
Table 17-8:	A/D Conversion Requirements172	Table 22-13:	A/D Converter Characteristics:
Table 19-1:	Cross Reference of Device Specs for		PIC16C73-04 (Commercial, Industrial)
	Oscillator Configurations and		PIC16C74-04 (Commercial, Industrial)
	Frequencies of Operation		PIC16C73-10 (Commercial, Industrial)
	(Commercial Devices)175		PIC16C74-10 (Commercial, Industrial)
Table 19-2:	External Clock Timing Requirements 180		PIC16C73-20 (Commercial, Industrial)
Table 19-3:	CLKOUT and I/O Timing Requirements 181		PIC16C74-20 (Commercial, Industrial)231

Table 22-14:	A/D Converter Characteristics:	
	PIC16LC73-04 (Commercial, Industrial)	
	PIC16LC74-04 (Commercial, Industrial) . 23	32
Table 22-15:	A/D Conversion Requirements23	
Table 23-1:	Cross Reference of Device Specs for	
	Oscillator Configurations and	
	Frequencies of Operation	
	(Commercial Devices)23	26
Table 23-2:	Clock Timing Requirements	
Table 23-2:	CLKOUT and I/O Timing Requirements 24	
Table 23-3:	Reset, Watchdog Timer, Oscillator	+4
1 abie 23-4.		
	Start-up Timer, Power-up Timer, and	1 =
T-bl- 00 F	Brown-out Reset Requirements	ŀЭ
Table 23-5:	Timer0 and Timer1 Clock	
-	Requirements24	16
Table 23-6:	Capture/Compare/PWM Requirements	_
	(CCP1 and CCP2)24	17
Table 23-7:	Parallel Slave Port Requirements	
	(PIC16C74A)24	
Table 23-8:	SPI Mode Requirements24	
Table 23-9:	I ² C Bus Start/Stop Bits Requirements 25	
Table 23-10:	I ² C Bus Data Requirements25	51
Table 23-11:	USART Synchronous Transmission	
	Requirements25	52
Table 23-12:	USART Synchronous Receive	
	Requirements25	52
Table 23-13:	A/D Converter Characteristics:	
	PIC16C73A-04 (Commercial, Industrial,	
	Automotive)	
	PIC16C74A-04 (Commercial, Industrial,	
	Automotive)	
	PIC16C73A-10 (Commercial, Industrial,	
	Automotive)	
	PIC16C74A-10 (Commercial, Industrial,	
	•	
	Automotive)	
	PIC16C73A-20 (Commercial, Industrial,	
	Automotive)	
	PIC16C74A-20 (Commercial, Industrial,	
	Automotive))3
Table 23-14:	A/D Converter Characteristics:	
	PIC16LC73A-04 (Commercial, Industrial)	
	PIC16LC74A-04 (Commercial, Industrial)	
	254	
Table 23-15:	A/D Conversion Requirements25	
Table 24-1:	RC Oscillator Frequencies	3
Table 24-2:	Capacitor Selection for Crystal	
	Oscillators 26	2 /

ON-LINE SUPPORT

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.

Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.

To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.

The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp.mchip.com/biz/mchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- · Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

Connecting to the Microchip BBS

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe® communications network.

Internet:

You can telnet or ftp to the Microchip BBS at the address:

mchipbbs.microchip.com

CompuServe Communications Network:

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS.

The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.

The following connect procedure applies in most locations.

- Set your modem to 8-bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- Depress the <Enter> key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- Type +, depress the <Enter> key and "Host Name:" will appear.
- 5. Type MCHIPBBS, depress the <Enter> key and you will be connected to the Microchip BBS.

In the United States, to find the CompuServe phone number closest to you, set your modern to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the <Enter> key and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.

Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-602-786-7302 for the rest of the world.

960513

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. FlexROM, MPLAB and fuzzyLAB, are trademarks and SQTP is a service mark of Microchip in the U.S.A.

fuzzyTECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

READER RESPONSE


It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

RE:	Technical Publications Manager : Reader Response	Total Pages Sent
Fro	AddressCity / State / ZIP / Country	FAX: ()
App	olication (optional):	
Wo	uld you like a reply?YN	
Dev	vice: PIC16C7X Literatu	re Number: DS30390D
Que	estions:	
1.	What are the best features of this docum	ent?
2.	How does this document meet your hard	ware and software development needs?
3.	Do you find the organization of this data	sheet easy to follow? If not, why?
4.	What additions to the data sheet do you	think would enhance the structure and subject?
5.	What deletions from the data sheet could	be made without affecting the overall usefulness?
6.	Is there any incorrect or misleading inform	nation (what and where)?
7.	How would you improve this document?	
8.	How would you improve our software, sys	stems, and silicon products?

PIC16C7X Product Identification System

To order or obtain information, e.g., on pricing or delivery refer to the factory or the listed sales office.



^{*} JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type (including LC devices).

Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office (see below)
- 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
- 3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

© 1996 Microchip Technology Inc.

DS30390D-page 309

NOTES:



			_
N	\bigcirc	ΓF	ς.
	•	_	u .

WORLDWIDE SALES & SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602 786-7200 Fax: 602 786-7277 Technical Support: 602 786-7627 Web: http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770 640-0034 Fax: 770 640-0307

Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508 480-9990 Fax: 508 480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143

Tel: 708 285-0071 Fax: 708 285-0075

Dallas

Microchip Technology Inc. 14651 Dallas Parkway, Suite 816 Dallas, TX 75240-8809 Tel: 972 991-7177 Fax: 972 991-8588

Dayton

Microchip Technology Inc. Suite 150 Two Prestige Place Miamisburg, OH 45342 Tel: 513 291-1654 Fax: 513 291-9175

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 714 263-1888 Fax: 714 263-1338

New York

Microchip Technmgy Inc. 150 Motor Parkway, Suite 416 Hauppauge, NY 11788 Tel: 516 273-5305 Fax: 516 273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408 436-7950 Fax: 408 436-7955

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905 405-6279 Fax: 905 405-6253

ASIA/PACIFIC

Hong Kong

Microchip Technology RM 3801B, Tower Two Metroplaza 223 Hing Fong Road Kwai Fong, N.T. Hong Kong Tel: 852 2 401 1200 Fax: 852 2 401 3431

Microchip Technology No. 6, Legacy, Convent Road Bangalore 560 025 India Tel: 91 80 526 3148 Fax: 91 80 559 9840

Korea

Microchip Technology 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku, Seoul, Korea

Tel: 82 2 554 7200 Fax: 82 2 558 5934

Shanghai

Microchip Technology Unit 406 of Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hongiao District Shanghai, Peoples Republic of China Tel: 86 21 6275 5700 Fax: 86 21 6275 5060

Singapore

Microchip Technology 200 Middle Road #10-03 Prime Centre Singapore 188980 Tel: 65 334 8870 Fax: 65 334 8850

Taiwan, R.O.C

Microchip Technology 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC

Tel: 886 2 717 7175 Fax: 886 2 545 0139

EUROPE

United Kingdom

Arizona Microchip Technology Ltd. Unit 6, The Courtyard Meadow Bank, Furlong Road Bourne End, Buckinghamshire SL8 5AJ Tel: 44 1628 850303 Fax: 44 1628 850178

Arizona Microchip Technology SARL Zone Industrielle de la Bonde 2 Rue du Buisson aux Fraises 91300 Massy - France

Tel: 33 1 69 53 63 20 Fax: 33 1 69 30 90 79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 Muenchen, Germany Tel: 49 89 627 144 0 Fax: 49 89 627 144 44

Arizona Microchip Technology SRL Centro Direzionale Colleone Pas Taurus 1 Viale Colleoni 1 20041 Agrate Brianza Milan Italy

Tel: 39 39 6899939 Fax: 39 39 689 9883

JAPAN

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shin Yokohama Kohoku-Ku, Yokohama Kanagawa 222 Japan Tel: 81 45 471 6166 Fax: 81 45 471 6122

9/3/96



All rights reserved. © 1996, Microchip Technology Incorporated, USA.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.