

# LMV796/LMV797 17 MHz, Low Noise, CMOS Input, 1.8V Operational Amplifiers

# **General Description**

The LMV796 (Single) and the LMV797 (Dual) low noise, CMOS input operational amplifiers offer a low input voltage noise density of 5.8 nV/  $\sqrt{\text{Hz}}$  while consuming only 1.15 mA (LMV796) of quiescent current. The LMV796 and LMV797 are unity gain stable op amps and have gain bandwidth of 17 MHz. The LMV796/ LMV797 have a supply voltage range of 1.8V to 5.5V and can operate from a single supply. The LMV796/LMV797 each feature a rail-to-rail output stage capable of driving a 600 $\Omega$  load and sourcing as much as 60 mA of current.

The LMV796 family provides optimal performance in low voltage and low noise systems. A CMOS input stage, with typical input bias currents in the range of a few femtoAmperes, and an input common mode voltage range, which includes ground, make the LMV796 and the LMV797 ideal for low power sensor applications.

The LMV796/LMV797 are manufactured using National's advanced VIP50 process and are offered in a 5-pin SOT23 and an 8-pin MSOP package respectively.

#### **Features**

(Typical 5V supply, unless otherwise noted)

■ Input referred voltage noise	5.8 nV/ √Hz
■ Input bias current	100 fA
<ul><li>Unity gain bandwidth</li></ul>	17 MHz
<ul> <li>Supply current per channel</li> </ul>	

Supply current per channel

— LMV796— LMV7971.15 mA1.30 mA

■ Rail-to-rail output swing

- @ 10 k $\Omega$  load 25 mV from rail - @ 2 k $\Omega$  load 35 mV from rail

■ Guaranteed 2.5V and 5.0V performance


■ Total harmonic distortion
 ■ Temperature range
 0.01% @1 kHz, 600Ω
 −40°C to 125°C

Temperature range


## **Applications**

- Photodiode amplifiers
- Active filters and buffers
- Low noise signal processing
- Medical instrumentation
- Sensor interface applications

# **Typical Application**



Photodiode Transimpedance Amplifier



Input Referred Voltage Noise vs. Frequency

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)

Human Body Model 2000V Machine Model 200V  $V_{IN}$  Differential  $\pm 0.3V$  Supply Voltage  $(V^+ - V^-)$  6.0V Input/Output Pin Voltage  $V^+ + 0.3V$ ,  $V^- - 0.3V$  Storage Temperature Range  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$  Junction Temperature (Note 3)  $+150^{\circ}\text{C}$ 

Soldering Information
Infrared or Convection (20 sec) 235°C
Wave Soldering Lead Temp (10

260°C

## **Operating Ratings** (Note 1)

Temperature Range (Note 3) -40°C to 125°C

Supply Voltage (V<sup>+</sup> – V<sup>-</sup>)

sec)

 $-40^{\circ} \text{C} \le \text{T}_{\text{A}} \le 125^{\circ} \text{C}$  2.0V to 5.5V  $0^{\circ} \text{C} \le \text{T}_{\text{A}} \le 125^{\circ} \text{C}$  1.8V to 5.5V

Package Thermal Resistance ( $\theta_{JA}$  (Note 3))

5-Pin SOT23 180°C/W 8-Pin MSOP 236°C/W

#### 2.5V Electrical Characteristics

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 2.5V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2 = V_O$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
				(Note 5)	(Note 4)	(Note 5)		
V <sub>OS</sub>	Input Offset Voltage				0.1	±1.35 ±1.65	mV	
TC V <sub>os</sub>	Input Offset Average Drift	LMV796 (Note 6)			-1.0			
		LMV797 (Note 6)			-1.8		μV/°C	
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 1.0V (Notes 7, 8)	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$		0.05	1 <b>25</b>		
			-40°C ≤ T <sub>A</sub> ≤ 125°C		0.05	1 <b>100</b>	- pA	
los	Input Offset Current	(Note 8)			10		fA	
CMRR	Common Mode Rejection Ratio	0V ≤ V <sub>CM</sub> ≤ 1.4V		80 <b>75</b>	94		dB	
PSRR	Power Supply Rejection Ratio	$2.0V \le V^{+} \le 5.5V, V_{CM} =$	<sub>M</sub> = 0V 80 100 <b>75</b>		dB			
		$1.8V \le V^{+} \le 5.5V, V_{CM} = 0.000$	= 0V	80	98		†	
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 60 dB CMRR ≥ 55 dB		-0.3 <b>-0.3</b>		1.5 <b>1.5</b>	V	
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_{OUT} = 0.15V \text{ to } 2.2V,$ $R_{LOAD} = 2 \text{ k}\Omega \text{ to } V^{+}/2$	LMV796	85 <b>80</b>	98			
			LMV797	82 <b>78</b>	92		dB	
		$V_{OUT} = 0.15V \text{ to } 2.2V,$ $R_{LOAD} = 10 \text{ k}\Omega \text{ to } V^{+}/2$		88 <b>84</b>	110			
V <sub>OUT</sub>	Output Swing High	$R_{LOAD} = 2 \text{ k}\Omega \text{ to V}^+/2$			25	75 <b>82</b>		
		$R_{LOAD} = 10 \text{ k}\Omega \text{ to V}^+/2$			20	65 <b>71</b>	mV from	
	Output Swing Low	$R_{LOAD} = 2 k\Omega \text{ to } V^{+}/2$			30	75 <b>78</b>	rail	
		$R_{LOAD} = 10 \text{ k}\Omega \text{ to V}^+/2$			15	65 <b>67</b>		

# 2.5V Electrical Characteristics (Continued)

	1	T		T			
I <sub>OUT</sub>	Output Short Circuit Current	Sourcing to V <sup>-</sup>	35	47			
		V <sub>IN</sub> = 200 mV (Note 9)	28			m A	
		Sinking to V <sup>+</sup>	7	15	mA mA		
		$V_{IN} = -200 \text{ mV (Note 9)}$	5				
Is	Supply Current per Amplifier	LMV796		0.95	1.30		
					1.65	m 1	
		LMV797		1.1	1.50	mA mA	
		per channel			1.85		
SR	Slew Rate	A <sub>V</sub> = +1, Rising (10% to 90%)		8.5	V/uc		
		A <sub>V</sub> = +1, Falling (90% to 10%)		10.5		V/μs	
GBWP	Gain Bandwidth Product			14		MHz	
e <sub>n</sub>	Input-Referred Voltage Noise	f = 1 kHz		6.2		nV/ √Hz	
i <sub>n</sub>	Input-Referred Current Noise	f = 1 kHz		0.01		pA/ √Hz	
THD+N	Total Harmonic Distortion + Noise	$f = 1 \text{ kHz}, A_V = 1, R_{LOAD} = 600\Omega$		0.01		%	

## **5V Electrical Characteristics**

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2 = V_O$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
				(Note 5)	(Note 4)	(Note 5)		
Vos	Input Offset Voltage				0.1	±1.35	mV	
						±1.65	IIIV	
$TC V_{OS}$	Input Offset Average Drift	LMV796 (Note 6)			-1.0		u\//°C	
		LMV797 (Note 6)			-1.8		μV/°C	
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 2.0V	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$		0.1	1		
		(Notes 7, 8)				25	nΛ	
			-40°C ≤ T <sub>A</sub> ≤		0.1	1	pA	
			125°C			100		
Ios	Input Offset Current	(Note 8)			10		fA	
CMRR	Common Mode Rejection	$0V \le V_{CM} \le 3.7V$		80	100		dB	
	Ratio			75			uБ	
PSRR	Power Supply Rejection	$2.0V \le V^{+} \le 5.5V, V_{CM} =$	: 0V	80	100			
	Ratio			75			dB	
		$1.8V \le V^{+} \le 5.5V, V_{CM} =$	: 0V	80	98			
CMVR	Input Common-Mode Voltage	CMRR ≥ 60 dB		-0.3		4	V	
	Range	CMRR ≥ 55 dB		-0.3		4	V	
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_{OUT} = 0.3V \text{ to } 4.7V,$	LMV796	85	97			
		$R_{LOAD} = 2 k\Omega \text{ to } V^+/2$		80			dB	
			LMV797	82	89			
				78				
		$V_{OUT} = 0.3V \text{ to } 4.7V,$		88	110			
		$R_{LOAD} = 10 \text{ k}\Omega \text{ to V}^+/2$		84				


# 5V Electrical Characteristics (Continued)


V <sub>OUT</sub>	Output Swing High $R_{LOAD} = 2 \text{ k}\Omega \text{ to } V^{+}/2$			35	75			
						82	1	
		$R_{LOAD} = 10 \text{ k}\Omega \text{ to V}^+/2$			25	65		
						71		
	Output Swing Low	$R_{LOAD} = 2 k\Omega \text{ to } V^+/2$	LMV796		42	75	mV from	
						78	rail	
			LMV797		50	80		
						83		
		$R_{LOAD} = 10 \text{ k}\Omega \text{ to V}^{+}/2$	•		20	65	1	
						67		
I <sub>OUT</sub>	Output Short Circuit Current	Sourcing to V <sup>-</sup>		45	60			
		V <sub>IN</sub> = 200 mV (Note 9)		37			mA	
		Sinking to V <sup>+</sup>		10	21			
		V <sub>IN</sub> = -200 mV (Note 9)		6				
I <sub>s</sub>	Supply Current per Amplifier	LMV796			1.15	1.40		
						1.75		
		LMV797			1.30	1.70	mA	
		per channel				2.05		
SR	Slew Rate	$A_V = +1$ , Rising (10% to	90%)	6.0	9.5			
		$A_V = +1$ , Falling (90% to 10%)		7.5	11.5			
GBWP	Gain Bandwidth Product				17		MHz	
e <sub>n</sub>	Input-Referred Voltage Noise	f = 1 kHz			5.8		nV/ √Hz	
i <sub>n</sub>	Input-Referred Current Noise	f = 1 kHz			0.01		pA/ √Hz	
THD+N	Total Harmonic Distortion +	$f = 1 \text{ kHz}, A_V = 1, R_{LOAD} = 600\Omega$			0.01		%	
	Noise							

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables.

- Note 2: Human Body Model is 1.5 k $\Omega$  in series with 100 pF. Machine Model is 0 $\Omega$  in series with 200 pF
- Note 3: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC Board.
- Note 4: Typical values represent the parametric norm at the time of characterization.
- Note 5: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using the statistical quality control (SQC) method.
- Note 6: Offset voltage average drift is determined by dividing the change in V<sub>OS</sub> by temperature change.
- Note 7: Positive current corresponds to current flowing into the device.
- Note 8: Input bias current and input offset current are guaranteed by design
- Note 9: The short circuit test is a momentary test, the short circuit duration is 1.5 ms.

# **Connection Diagrams**








# **Ordering Information**

Package	Part Number	Package Marking	age Marking Transport Media		
5-Pin SOT23	LMV796MF	AT3A	1k Units Tape and Reel	MF05A	
3-FIII 30123	LMV796MFX	AISA	3k Units Tape and Reel	IVII OSA	
8-Pin MSOP	LMV797MM	AU3A	1k Units Tape and Reel	MUA08A	
0-FIII WISOP	LMV797MMX	AUSA	3.5k Units Tape and Reel	IVIOAU6A	


#### Supply Current vs. Supply Voltage (LMV796)










#### Supply Current vs. Supply Voltage (LMV797)









# $\begin{tabular}{ll} \textbf{Typical Performance Characteristics} & \textbf{Unless otherwise specified}, & \textbf{T}_A = 25 \text{°C}, & \textbf{V}^- = 0, & \textbf{V}^+ = \textbf{Supply Voltage} = 5 \text{V}, & \textbf{V}_{CM} = \textbf{V}^+/2. & \textbf{(Continued)} \\ \end{tabular}$







#### Input Bias Current vs. $V_{\text{CM}}$




#### Sinking Current vs. Supply Voltage




#### Input Bias Current vs. $V_{\rm CM}$




#### Sourcing Current vs. Supply Voltage




#### Sourcing Current vs. Output Voltage




#### Sinking Current vs. Output Voltage




#### Negative Output Swing vs. Supply Voltage




#### Negative Output Swing vs. Supply Voltage




#### Positive Output Swing vs. Supply Voltage




#### Positive Output Swing vs. Supply Voltage




#### Positive Output Swing vs. Supply Voltage




#### Negative Output Swing vs. Supply Voltage




#### Overshoot and Undershoot vs. C<sub>LOAD</sub>




#### THD+N vs. Peak-to-Peak Output Voltage (V<sub>OUT</sub>)




#### Input Referred Voltage Noise vs. Frequency



#### THD+N vs. Peak-to-Peak Output Voltage (V<sub>OUT</sub>)




THD+N vs. Frequency



20183574

THD+N vs. Frequency



#### 7

100


80
60
CL = 50 pF
60
GAIN
CL = 100 pF
40
CL = 50 pF
60
CL = 20 pF
70
CL = 50 pF
70
CL =

Open Loop Gain and Phase with Capacitive Load

2018354


100

#### Open Loop Gain and Phase with Resistive Load




#### Closed Loop Output Impedance vs. Frequency

FREQUENCY (Hz)




20183532

#### Crosstalk Rejection




#### Small Signal Transient Response, A<sub>V</sub> = +1




20183538


Large Signal Transient Response,  $A_V = +1$ 




Large Signal Transient Response, A<sub>V</sub> = +1




Phase Margin vs. Capacitive Load (Stability)




Small Signal Transient Response,  $A_V = +1$ 



Phase Margin vs. Capacitive Load (Stability)




Positive PSRR vs. Frequency




2018352

20183545





#### Input Common Mode Capacitance vs. $V_{\text{CM}}$



# EMRR vs. Frequency 120 100 80 60 40 20 10 100 1k 10k 100k 1M FREQUENCY (Hz)

20183556

## **Application Information**

#### **ADVANTAGES OF THE LMV796/LMV797**

#### Wide Bandwidth at Low Supply Current

The LMV796 and LMV797 are high performance op amps that provide a unity gain bandwidth of 17 MHz while drawing a low supply current of 1.15 mA. This makes them ideal for providing wideband amplification in portable applications.

#### Low Input Referred Noise and Low Input Bias Current

The LMV796/LMV797 have a very low input referred voltage noise density (5.8 nV/ $\sqrt{\text{Hz}}$  at 1 kHz). A CMOS input stage ensures a small input bias current (100 fA) and low input referred current noise (0.01 pA/ $\sqrt{\text{Hz}}$ ). This is very helpful in maintaining signal fidelity, and makes the LMV796 and LMV797 ideal for audio and sensor based applications.

#### Low Supply Voltage

The LMV796 and the LMV797 have performance guaranteed at 2.5V and 5V supply. The LMV796 family is guaranteed to be operational at all supply voltages between 2.0V and 5.5V, for ambient temperatures ranging from -40°C to 125°C, thus utilizing the entire battery lifetime. The LMV796 and LMV797 are also guaranteed to be operational at 1.8V supply voltage, for temperatures between 0°C and 125°C. This makes the LMV796 family ideal for usage in low-voltage commercial applications.

#### **RRO and Ground Sensing**

Rail-to-rail output swing provides maximum possible dynamic range at the output. This is particularly important when operating at low supply voltages. An innovative positive feedback scheme is used to boost the current drive capability of the output stage. This allows the LMV796 and the LMV797 to source more than 40 mA of current at 1.8V supply. This also limits the performance of the LMV796 family as comparators, and hence the usage of the LMV796 and the LMV797 in an open-loop configuration is not recommended. The input common-mode range includes the negative supply rail which allows direct sensing at ground in single supply operation.

#### **Small Size**

The small footprint of the LMV796 and the LMV797 package saves space on printed circuit boards, and enables the design of smaller electronic products, such as cellular phones, pagers, or other portable systems. Long traces between the signal source and the op amp make the signal path susceptible to noise. By using the physically smaller LMV796 or LMV797 package, the op amp can be placed closer to the signal source, reducing noise pickup and increasing signal integrity.

#### CAPACITIVE LOAD TOLERANCE

The LMV796 and LMV797 can directly drive 120 pF in unity-gain without oscillation. The unity-gain follower is the most sensitive configuration to capacitive loading. Direct capacitive loading reduces the phase margin of amplifiers. The combination of the amplifier's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation. To drive a heavier capacitive load, the circuit in *Figure 1* can be used.

In *Figure 1*, the isolation resistor  $R_{\rm ISO}$  and the load capacitor  $C_{\rm L}$  form a pole to increase stability by adding more phase margin to the overall system. The desired performance depends on the value of  $R_{\rm ISO}$ . The bigger the  $R_{\rm ISO}$  resistor value, the more stable  $V_{\rm OUT}$  will be. Increased  $R_{\rm ISO}$  would, however, result in a reduced output swing and short circuit current.




FIGURE 1. Isolation of C<sub>L</sub> to Improve Stability

# INPUT CAPACITANCE AND FEEDBACK CIRCUIT ELEMENTS

The LMV796 family has a very low input bias current (100 fA) and a low 1/f noise corner frequency (400 Hz), which makes it ideal for sensor applications. However, to obtain this performance a large CMOS input stage is used, which adds to the input capacitance of the op amp, CIN. Though this does not affect the DC and low frequency performance, at higher frequencies the input capacitance interacts with the input and the feedback impedances to create a pole, which results in lower phase margin and gain peaking. This can be controlled by being selective in the use of feedback resistors, as well as, by using a feedback capacitance, C<sub>F</sub>. For example, in the inverting amplifier shown in Figure 2, if CIN and CE are ignored and the open loop gain of the op amp is considered infinite then the gain of the circuit is  $-R_2/R_1$ . An op amp, however, usually has a dominant pole, which causes its gain to drop with frequency. Hence, this gain is only valid for DC and low frequency. To understand the effect of the input capacitance coupled with the non-ideal gain of the op amp, the circuit needs to be analyzed in the frequency domain using a Laplace transform.




FIGURE 2. Inverting Amplifier

For simplicity, the op amp is modeled as an ideal integrator with a unity gain frequency of  $A_0$ . Hence, its transfer function (or gain) in the frequency domain is  $A_0$ /s. Solving the circuit equations in the frequency domain, ignoring  $C_F$  for the moment, results in an expression for the gain shown in *Equation* (1).

$$\frac{V_{\text{OUT}}}{V_{\text{IN}}}(s) = \frac{-R_2/R_1}{\left[1 + \frac{s}{\left(\frac{A_0 R_1}{R_1 + R_2}\right)} + \frac{s^2}{\left(\frac{A_0}{C_{\text{IN}} R_2}\right)}\right]}$$
(1)

It can be inferred from the denominator of the transfer function that it has two poles, whose expressions can be obtained by solving for the roots of the denominator and are shown in *Equation* (2).

$$P_{1,2} = \frac{-1}{2C_{IN}} \left[ \frac{1}{R_1} + \frac{1}{R_2} \pm \sqrt{\left(\frac{1}{R_1} + \frac{1}{R_2}\right)^2 - \frac{4 A_0 C_{IN}}{R_2}} \right]$$
(2)

Equation (2) shows that as the values of R<sub>1</sub> and R<sub>2</sub> are increased, the magnitude of the poles, and hence the bandwidth of the amplifier, is reduced. This theory is verified by using different values of R<sub>1</sub> and R<sub>2</sub> in the circuit shown in Figure 1 and by comparing their frequency responses. In Figure 3 the frequency responses for three different values of R<sub>1</sub> and R<sub>2</sub> are shown. When both R<sub>1</sub> and R<sub>2</sub> are 1 kΩ, the response is flattest and widest; whereas, it narrows and peaks significantly when both their values are changed to 10 kΩ or 30 kΩ. So it is advisable to use lower values of R<sub>1</sub> and R<sub>2</sub> to obtain a wider and flatter response. Lower resistances also help in high sensitivity circuits since they add less noise.




FIGURE 3. Gain Peaking Caused by Large R<sub>1</sub>, R<sub>2</sub>

A way of reducing the gain peaking is by adding a feedback capacitance  $C_F$  in parallel with  $R_2$ . This introduces another pole in the system and prevents the formation of pairs of complex conjugate poles which cause the gain to peak. Figure 4 shows the effect of  $C_F$  on the frequency response of

the circuit. Adding a capacitance of 2 pF removes the peak, while a capacitance of 5 pF creates a much lower pole and reduces the bandwidth excessively.




FIGURE 4. Gain Peaking Eliminated by C<sub>F</sub>

#### **AUDIO PREAMPLIFIER WITH BAND PASS FILTERING**

With low input referred voltage noise, low supply voltage and current, and a low harmonic distortion, the LMV796 family is ideal for audio applications. Its wide unity gain bandwidth allows it to provide large gain for a wide range of frequencies and it can be used to design a preamplifier to drive a load of as low as  $600\Omega$  with less than 0.01% distortion. Two amplifier circuits are shown in Figure 5 and Figure 6. Figure 5 is an inverting amplifier, with a 10 k $\Omega$  feedback resistor, R<sub>2</sub>, and a  $1k\Omega$  input resistor,  $R_1$ , and hence provides a gain of -10. Figure 6 is a non-inverting amplifier, using the same values of R<sub>1</sub>and R<sub>2</sub>, and provides a gain of 11. In either of these circuits, the coupling capacitor  $C_{C1}$  decides the lower frequency at which the circuit starts providing gain, while the feedback capacitor C<sub>F</sub> decides the frequency at which the gain starts dropping off. Figure 7 shows the frequency response of the inverting amplifier with different values of C<sub>F</sub>.




FIGURE 5. Inverting Audio Preamplifier




FIGURE 6. Non-inverting Audio Preamplifier




FIGURE 7. Frequency Response of the Inverting Audio Preamplifier

#### TRANSIMPEDANCE AMPLIFIER

CMOS input op amps are often used in transimpedance applications as they have an extremely high input impedance. A transimpedance amplifier converts a small input current into a voltage. This current is usually generated by a photodiode. The transimpedance gain, measured as the ratio of the output voltage to the input current, is expected to be large and wide-band. Since the circuit deals with currents in the range of a few nA, low noise performance is essential. The LMV796/LMV797 are CMOS input op amps providing wide bandwidth and low noise performance, and are hence ideal for transimpedance applications.

Usually, a transimpedance amplifier is designed on the basis of the current source driving the input. A photodiode is a very common capacitive current source, which requires transimpedance gain for transforming its miniscule current into easily detectable voltages. The photodiode and the amplifier's gain are selected with respect to the speed and accuracy required of the circuit. A faster circuit would require a photodiode with lesser capacitance and a faster amplifier. A more sensitive circuit would require a sensitive photodiode and a

high gain. A typical transimpedance amplifier is shown in Figure 8. The output voltage of the amplifier is given by the equation  $V_{OUT} = -I_{IN}R_F$ . Since the output swing of the amplifier is limited,  $R_F$  should be selected such that all possible values of  $I_{IN}$  can be detected.

The LMV796/LMV797 have a large gain-bandwidth product (17 MHz), which enables high gains at wide bandwidths. A rail-to-rail output swing at 5.5V supply allows detection and amplification of a wide range of input currents. A CMOS input stage with negligible input current noise and low input voltage noise allows the LMV796/LMV797 to provide high fidelity amplification for wide bandwidths. These properties make the LMV796/LMV797 ideal for systems requiring wide-band transimpedance amplification.




FIGURE 8. Photodiode Transimpedance Amplifier

As mentioned earlier, the following parameters are used to design a transimpedance amplifier: the amplifier gain-bandwidth product,  $A_0$ ; the amplifier input capacitance,  $C_{\text{CM}}$ ; the photodiode capacitance,  $C_{\text{D}}$ ; the transimpedance gain required,  $R_{\text{F}}$ ; and the amplifier output swing. Once a feasible  $R_{\text{F}}$  is selected using the amplifier output swing, these numbers can be used to design an amplifier with the desired transimpedance gain and a maximally flat frequency response.

An essential component for obtaining a maximally flat response is the feedback capacitor,  $C_{\text{F}}$ . The capacitance seen at the input of the amplifier,  $C_{\text{IN}}$ , combined with the feedback capacitor, R<sub>F</sub>, generate a phase lag which causes gainpeaking and can destabilize the circuit.  $C_{\mbox{\scriptsize IN}}$  is usually just the sum of  $C_{\text{D}}$  and  $C_{\text{CM}}.$  The feedback capacitor  $C_{\text{F}}$  creates a pole, fp in the noise gain of the circuit, which neutralizes the zero in the noise gain, fz, created by the combination of RF and C<sub>IN</sub>. If properly positioned, the noise gain pole created by C<sub>F</sub> can ensure that the slope of the gain remains at 20 dB/decade till the unity gain frequency of the amplifier is reached, thus ensuring stability. As shown in Figure 9, fp is positioned such that it coincides with the point where the noise gain intersects the op amp's open loop gain. In this case, fp is also the overall -3 dB frequency of the transimpedance amplifier. The value of  $C_{\text{F}}$  needed to make it so is given by Equation (3). A larger value of C<sub>F</sub> causes excessive reduction of bandwidth, while a smaller value fails to prevent gain peaking and instability.

$$C_{F} = \frac{1 + \sqrt{1 + 4\pi R_{F}C_{IN}A_{0}}}{2\pi R_{F}A_{0}}$$
 (3)




FIGURE 9. C<sub>F</sub> Selection for Stability

Calculating  $C_F$  from *Equation (3)* can sometimes return unreasonably small values (<1 pF), especially for high speed applications. In these cases, it is often more practical to use the circuit shown in *Figure 10* in order to allow more reasonable values. In this circuit, the capacitance  $C_F$  is  $(1+R_B/R_A)$  times the effective feedback capacitance,  $C_F$ . A larger capacitor can now be used in this circuit to obtain a smaller effective capacitance.

For example, if a  $C_F$  of 0.5 pF is needed, while only a 5 pF capacitor is available,  $R_B$  and  $R_A$  can be selected such that  $R_B/R_A=9$ . This would convert a  $C_F$  of 5 pF into a  $C_F$  of 0.5 pF. This relationship holds as long as  $R_A<< R_F$ .




FIGURE 10. Obtaining Small C<sub>F</sub> from Large C<sub>F</sub>'

#### LMV796 AS A TRANSIMPEDANCE AMPLIFIER

The LMV796 was used in the designs for a number of amplifiers with varying transimpedance gains and source capacitances. The gains, bandwidths and feedback capacitances of the circuits created are summarized in *Table 1*. The frequency responses are presented in *Figure 11* and *Figure 12*. The feedback capacitances are slightly different from the

formula in Equation (3), since the parasitic capacitance of the board and the feedback resistor  $R_{\rm F}$  had to be accounted for

TABLE 1.

Transimpedance, A <sub>TI</sub>	CIN	C <sub>F</sub>	-3 dB Frequency
470000	50 pF	1.5 pF	350 kHz
470000	100 pF	2.0 pF	250 kHz
470000	200 pF	3.0 pF	150 kHz
47000	50 pF	4.5 pF	1.5 MHz
47000	100 pF	6.0 pF	1 MHz
47000	200 pF	9.0 pF	700 kHz




FIGURE 11. Frequency Response for  $A_{TI} = 470000$ 




FIGURE 12. Frequency Response for  $A_{TI} = 47000$ 

# HIGH GAIN WIDEBAND TRANSIMPEDANCE AMPLIFIER USING THE LMV797

The LMV797 dual, low noise, wide bandwidth, CMOS input op amp IC can be used for compact, robust and integrated solutions for sensing and amplifying wide-band signals obtained from sensitive photodiodes. One of the two op amps available can be used to obtain transimpedance gain while

the other can be used for amplifying the output voltage to further enhance the transimpedance gain. The wide bandwidth of the op amps (17 MHz) ensures that they are capable of providing high gain for a wide range of frequencies. The low input referred noise ( $5.8 \text{ nV}/\sqrt{\text{Hz}}$ ) allows the amplifier to deliver an output with a high SNR (signal to noise ratio). The small 8-pin MSOP footprint saves space on printed circuit boards and allows ease of design in portable products.

The circuit shown in *Figure 13*, has the first op amp acting as a transimpedance amplifier with a gain of 47000, while the second stage provides a voltage gain of 10. This provides a total transimpedance gain of 470000 with a –3 dB bandwidth of about 1.5 MHz, for a total input capacitance of 50 pF. The frequency response for the circuit is shown in *Figure 14* 




FIGURE 13. 1.5 MHz Transimpedance Amplifier, with  $A_{TI} = 470000$ 




FIGURE 14. 1.5 MHz Transimpedance Amplifier Frequency Response

#### SENSOR INTERFACES

The low input bias current and low input referred noise of the LMV796 and LMV797 make them ideal for sensor interfaces. These circuits are required to sense voltages of the order of a few µV and currents amounting to less than a nA hence, the op amp needs to have low voltage noise and low input bias current. Typical applications include infra-red (IR) thermometry, thermocouple amplifiers and pH electrode buffers. Figure 15 is an example of a typical circuit used for measuring IR radiation intensity, often used for estimating the temperature of an object from a distance. The IR sensor generates a voltage proportional to I, which is the intensity of the IR radiation falling on it. As shown in Figure 15, K is the constant of proportionality relating the voltage across the IR sensor (V<sub>IN</sub>) to the radiation intensity, I. The resistances R<sub>A</sub> and R<sub>B</sub> are selected to provide a high gain to amplify this voltage, while C<sub>F</sub> is added to filter out the high frequency




FIGURE 15. IR Radiation Sensor

# Physical Dimensions inches (millimeters) unless otherwise noted .115±.003 [2.92±0.07] PKG SYMM .075 В (.102 ) [2.59] .112±.006 [2.84±0.15] (5X .027 ) [0.69] (2X .0375 ) [0.953] LAND PATTERN RECOMMENDATION 2X [.0375 [0.953] R.004 MIN TYP R.004 MIN TYP [0.1] .0060 + .0015 [ 0.152+0.038 ] △ .004 [0.1] C -SEATING PLANE (.025) [0.635] .014-.022 [0.36-0.55] TYP CONTROLLING DIMENSION IS INCH VALUES IN [ ] ARE MILLIMETERS DIMENSIONS IN ( ) FOR REFERENCE ONLY MF05A (Rev C) 5-Pin SOT23 **NS Package Number MF05A** . 118 ± . 004 [3±0.1] (.189) (8X .040 [1.02] .193±.006 [4.9±0.15] .118±.004 [3±0.1] PIN 1 IDENT LAND PATTERN RECOMMENDATION 6X .0256 [0.65] GAGE PLANE R.005 TYP [0.13] .010 [0.25]

002-006 [0.06-0.15] | 8x .012<sup>1</sup>.004 | 0.02 (0.0510) | 8 (0.051) | 0.02 (0.053) | 0.031 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.053 | 0.05

8-Pin MSOP NS package Number MUA08A

CONTROLLING DIMENSION IS INCH VALUES IN [ ] ARE MILLIMETERS

MUA08A (Rev E)

#### **Notes**

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560