



FSQ510, FSQ510H Green Mode Fairchild Power Switch (FPS[™]) for Valley Switching Converter – *Low EMI and High Efficiency*

Features

- Uses an LDMOS Integrated Power Switch
- Optimized for Valley Switching Converter (VSC)
- Low EMI through Variable Frequency Control and Inherent Frequency Modulation
- High Efficiency through Minimum Drain Voltage Switching
- Extended Valley Switching for Wide Load Ranges
- Small Frequency Variation for Wide Load Ranges
- Advanced Burst-Mode Operation for Low Standby Power Consumption
- Pulse-by-Pulse Current Limit
- Protection Functions: Overload Protection (OLP), Internal Thermal Shutdown (TSD) with Hysteresis
- Under-Voltage Lockout (UVLO) with Hysteresis
- Internal Start-up Circuit
- Internal High-Voltage SenseFET (700V)
- Built-in Soft Start (5ms)

Applications

- Cell Phone Chargers
- Auxiliary Power Supplies for PC and White Goods

Description

A Valley Switching Converter (VSC) generally shows lower EMI and higher power conversion efficiency than a conventional hard-switched converter with a fixed switching frequency. The FSQ510(H) is an integrated Valley Switching Pulse Width Modulation (VS-PWM) controller and SenseFET specifically designed for off-line Switch Mode Power Supplies (SMPS) for valley switching with minimal external components. The VS-PWM controller includes an integrated oscillator, Under-Voltage Lockout (UVLO), Leading Edge Blanking (LEB), optimized gate driver, internal soft start, temperature-compensated precise current sources for loop compensation, and self-protection circuitry.

Compared with discrete MOSFET and PWM controller solutions, the FSQ510(H) can reduce total cost and component count, size, and weight; while simultaneously increasing efficiency, productivity, and system reliability. This device provides a platform well suited for cost-effective designs of a valley switching flyback converters.

Ordering Information

	Package	Pb- Free	Operating Temperature Range			Output Power Table (1)				
Part Number				Current Limit	(MAY)	230VAC ± 15% ⁽²⁾		85-265VAC		Replaces
						Adapter ⁽³⁾	Open Frame ⁽⁴⁾	Adapter ⁽³⁾	Open Frame ⁽⁴⁾	Devices
FSQ510	7-DIP	Yes	-40°C to +85°C	320mA	32Ω	5.5W	9W	4W	6W	FSD210B
FSQ510H	8-DIP	Yes	-40°C to +85°C	320mA	32Ω	5.5W	9W	4W	6W	FSD210DH

- 1. The junction temperature can limit the maximum output power.
- 2. 230VAC or 100/115VAC with voltage doubler.
- Typical continuous power with a Fairchild charger demo board described in this datasheet in a non-ventilated enclosed adapter housing measured at 50°C ambient temperature.
- 4. Maximum practical continuous power for auxiliary power supplies in an open-frame design at 50°C ambient temperature.

Application Circuit




Figure 1. Typical Application Circuit

Internal Block Diagram




Figure 2. Internal Block Diagram

Pin Assignments




Figure 3. Package diagrams for FSQ510 and FSQ510H

Pin Definitions

Pin#	Name	Description		
1,2 ⁽⁵⁾ (4,5,6) ⁽⁶⁾	GND	This pin is the control ground and the SenseFET source.		
3 (2)	V_{fb}	This pin is internally connected to the inverting input of the PWM comparator. The collector of an opto-coupler is typically tied to this pin. For stable operation, a capacitor should be placed between this pin and GND. If the voltage of this pin reaches 4.7V, the overload protection triggers, which shuts down the FPS.		
4 (3)	Sync	This pin is internally connected to the sync-detect comparator for valley switching. In normal valley switching operation, the threshold of the sync comparator is 0.7V/0.1V.		
5 (7)	V _{CC}	This pin is the positive supply input. This pin provides internal operating current for both start-up and steady-state operation.		
7 (8)	D	High-voltage power SenseFET drain connection.		
8 (1)	$V_{ m str}$	This pin is connected directly, or through a resistor, to the high-voltage DC link. At startup, the internal high-voltage current source supplies internal bias and charges the external capacitor connected to the V_{CC} pin. Once V_{CC} reaches 8.7V, the internal current source is disabled.		

- 5. Pin numbers for 7-DIP.
- 6. Pin numbers for 8-DIP are in parenthesis.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
V _{STR}	V _{str} Pin Voltage			500	V
V _{DS}	Drain Pin Voltage			700	V
V _{CC}	Supply Voltage			20	V
V_{fb}	Feedback Voltage Range		-0.3	6.5	V
V_{Sync}	Sync Pin Voltage		-0.3	6.5	V
P _D	Total Power Dissipation	7-DIP		1.38	W
FD	8-DIP			1.47	W
T _J	Operating Junction Temperature		-40	Internally Limited	°C
T _A	Operating Ambient Temperature		-40	+85	°C
T _{STG}	Storage Temperature		-55	+150	°C

Thermal Impedance

T_A = 25°C, unless otherwise specified. All items are tested with the standards JESD 51-2 and 51-10 (DIP).

Symbol	Parameter	7-DIP	8-DIP	Unit
θ_{JA}	Junction-to-Ambient Thermal Impedance ⁽⁷⁾	90	85	°C/W
θ_{JC}	Junction-to-Case Thermal Impedance ⁽⁸⁾	13	13	°C/W

- 7. Free-standing with no heatsink; without copper clad. Measurement condition just before junction temperature T_{.I} enters into TSD.
- 8. Measured on the DRAIN pin close to plastic interface.

Electrical Characteristics

 T_J = 25°C unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
SenseFET	Section					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{CC} = 0V, I_D = 100\mu A$	700			V
I _{DSS}	Zero-Gate-Voltage Drain Current	V _{DS} = 700V			150	μΑ
	Baria Garage Garage Bariata	$T_J = 25^{\circ}C, I_D = 180mA$		28	32	Ω
$R_{DS(ON)}$	Drain-Source On-State Resistance	$T_J = 100^{\circ}\text{C}, I_D = 180\text{mA}$		42	48	Ω
C _{ISS}	Input Capacitance ⁽⁹⁾	V _{GS} = 11V		96		pF
Coss	Output Capacitance ⁽⁹⁾	V _{DS} = 40V		28		pF
t _r	Rise Time ⁽⁹⁾	$V_{DS} = 350V, I_{D} = 25mA$		100		ns
t _f	Fall Time ⁽⁹⁾	$V_{DS} = 350V, I_{D} = 25mA$		50		ns
Control Se	ection		•	•		
f_S	Initial Switching Frequency	$V_{CC} = 11V, V_{FB} = 0.5V, V_{sync} = 0V$	87.7	94.3	100.0	kHz
Δf_S	Switching Frequency Variation ⁽⁹⁾	- 25°C < T _J < 125°C		±5	±8	%
I _{FB}	Feedback Source Current	$V_{CC} = 11V, V_{FB} = 0V$	200	225	250	μА
t _B	Switching Blanking Time	V _{CC} = 11V, V _{FB} = 1V, V _{sync} frequency sweep	7.2	7.6	8.2	μS
t _W	Valley Detection Window Time ⁽⁹⁾			3.0		μS
D_{MAX}	Maximum Duty Ratio	V _{CC} = 11V, V _{FB} = 3V	54	60	66	%
D _{MIN}	Minimum Duty Ratio	V _{CC} = 11V, V _{FB} = 0V			0	%
V_{START}	LIVI O Throphold Voltage	$V_{FB} = 0V, V_{CC}$ sweep	8.0	8.7	9.4	V
V _{STOP}	UVLO Threshold Voltage	After Turn-on, V _{FB} = 0V	6.0	6.7	7.4	V
t _{S/S}	Internal Soft-Start Time	V_{STR} = 40V, V_{CC} sweep	3	5	7	ms
Burst-Mode	e Section					
V_{BURH}		V _{CC} = 11V, V _{FB} sweep	0.75	0.85	0.95	V
V_{BURL}	Burst-Mode Voltage		0.65	0.75	0.85	V
Hys.				100		mV
Protection	Section					
I _{LIM}	Peak Current Limit	di/dt = 90mA/µs	280	320	360	mA
V_{SD}	Shutdown Feedback Voltage	V_{DS} = 40V, V_{CC} = 11V, V_{FB} sweep	4.2	4.7	5.2	V
I _{DELAY}	Shutdown Delay Current	$V_{CC} = 11V, V_{FB} = 5V$	4	5	6	μΑ
t _{LEB}	Leading Edge Blanking Time ⁽⁹⁾			360		ns
T _{SD}	Thermal Shutdown Temperature ⁽⁹⁾		130	140	150	°C
Hys.				60		°C
Sync Section	on					
V_{SH}	Sync Threshold Voltage	V _{CC} = 11V, V _{FB} = 1V	0.55	0.70	0.85	V
V_{SL}	Sync Threshold Voltage	V _{CC} = 11V, V _{FB} = 1V	0.05	0.10	0.15	V
t _{Sync}	Sync Delay Time		180	200	220	ns
Total Device	ce Section					
I _{OP}	Operating Supply Current (Control Part Only)	$V_{CC} = 11V, V_{FB} = 5.5V$		0.8	1.0	mA
I _{CH}	Start-up Charging Current	$V_{CC} = V_{FB} = 0V,$ $V_{STR} = 40V$		1.0	1.2	mA
V_{STR}	Supply Voltage	$V_{CC} = V_{FB} = 0V$, V_{STR} sweep		27		V

^{9.} These parameters, although guaranteed, are not 100% tested in production.

Comparison Between FSD210B and FSQ510

Function	Function FSD210B		Advantages of FSQ510		
Control Mode	Voltago Modo	Current Mode	Fast response		
Control Mode	Voltage Mode	Current Mode	Easy-to-design control loop		
Operation Method	Constant Frequency	Valley Switching	Turn-on at minimum drain voltage		
Operation Method	PWM	Operation	High efficiency and low EMI		
EMI Reduction Method	Frequency Modulation	Valley Switching	Frequency variation depending on the ripple of DC link voltage		
ivietriod	Modulation		High efficiency and low EMI		
Soft Start	3ms (Built-in)	5ms (Built-in)	Longer soft-start time		
Protection	TSD	TSD with hysteresis	Enhanced thermal shutdown protection		
Power Balance	Long T _{CLD}	Short T _{CLD}	The difference of input power between low and high input voltage is quite small.		
Power Ratings	Less than 5W under open frame condition at the universal line input	More than 6W under open frame condition at the universal line input	More output power ratings available due to the valley switching.		

Typical Performance Characteristics

These characteristic graphs are normalized at $T_A = 25$ °C.





Figure 4. Operating Frequency (fosc) vs. T_A



1.20

Figure 5. Peak Current Limit (I_{LIM}) vs. T_A




Figure 6. Start Threshold Voltage (V_{START}) vs. T_A




Figure 7. Stop Threshold Voltage (V_{STOP}) vs. T_A




Figure 8. Shutdown Feedback Voltage (V_{SD}) vs. T_A




Figure 9. Maximum Duty Cycle (D_{MAX}) vs. T_{A}

Typical Performance Characteristics (Continued)




Figure 10. Feedback Source Current (IFB) vs. TA




Figure 11. Shutdown Delay Current (I_{DELAY}) vs. T_A




Figure 12. Operating Supply Current (IOP) vs. TA

Functional Description

1. Start-up: At start-up, an internal high-voltage current source supplies the internal bias and charges the external capacitor (C_a) connected to the V_{CC} pin, as illustrated in Figure 13. When V_{CC} reaches 8.7V, the FPS begins switching and the internal high-voltage current source is disabled. The FPS continues normal switching operation and the power is supplied from the auxiliary transformer winding unless V_{CC} goes below the stop voltage of 6.7V.




Figure 13. Start-up Block

- 2. Feedback Control: This device employs current mode control, as shown in Figure 14. An opto-coupler (such as the FOD817) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the $R_{\rm sense}$ resistor makes it possible to control the switching duty cycle. When the reference pin voltage of the shunt regulator exceeds the internal reference voltage of 2.5V, the opto-coupler LED current increases, pulling down the feedback voltage and reducing the drain current. This event typically occurs when the input voltage is increased or the output load is decreased.
 - 2.1 Pulse-by-Pulse Current Limit: Because current mode control is employed, the peak current through the SenseFET is limited by the inverting input of PWM comparator (V_{fb}^*), as shown in Figure 14. Assuming that the 225µA current source flows only through the internal resistor (6R + R = 12.6 k Ω), the cathode voltage of diode D2 is about 2.8V. Since D1 is blocked when the feedback voltage (V_{FB}) exceeds 2.8V, the maximum voltage of the cathode of D2 is clamped at this voltage, thus clamping V_{FB}^* . Therefore, the peak value of the current through the SenseFET is limited.

2.2 Leading Edge Blanking (LEB): At the instant the internal SenseFET is turned on, a high-current spike usually occurs through the SenseFET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the R_{sense} resistor would lead to incorrect feedback operation in the current mode VS-PWM control. To counter this effect, the FPS employs a leading edge blanking (LEB) circuit. This circuit inhibits the VS-PWM comparator for a short time (t_{LEB}) after the SenseFET is turned on.




Figure 14. Valley Switching Pulse Width Modulation (VS-PWM) Circuit

3. Synchronization: The FSQ510(H) employs a valley switching technique to minimize the switching noise and loss. The basic waveforms of the valley switching converter are shown in Figure 15. To minimize the MOSFET's switching loss, the MOSFET should be turned on when the drain voltage reaches its minimum value, as shown in Figure 15. The minimum drain voltage is indirectly detected by monitoring the $V_{\rm CC}$ winding voltage, as shown in Figure 15.




Figure 15. Valley Switching Waveforms

4. Protection Circuits: The FSQ510(H) has two selfprotective functions: Overload Protection (OLP) and Thermal Shutdown (TSD). All the protections are implemented as auto-restart mode. Once the fault condition is detected, switching is terminated and the SenseFET remains off. This causes V_{CC} to fall. When V_{CC} falls down to the Under-Voltage Lockout (UVLO) stop voltage of 6.7V, the protection is reset and the start-up circuit charges the V_{CC} capacitor. When V_{CC} reaches the start voltage of 8.7V, the FSQ510(H) resumes normal operation. If the fault condition is not removed, the SenseFET remains off and V_{CC} drops to stop voltage again. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated. Because these protection circuits are fully integrated into the IC without external components, the reliability is improved without increasing cost.




Figure 16. Auto Restart Protection Waveforms

4.1 Overload Protection (OLP): Overload is defined as the load current exceeding its normal level due to an unexpected abnormal event. In this situation, the protection circuit should trigger to protect the SMPS. However, even when the SMPS is in the normal operation, the overload protection circuit can be triggered during the load transition. To avoid this undesired operation, the overload protection circuit is designed to trigger only after a specified time to determine whether it is a transient situation or a true overload situation. Because of the pulse-by-pulse current limit capability, the maximum peak current through the SenseFET is limited, and therefore the maximum input power is restricted with a given input voltage. If the output consumes more than this maximum power, the output voltage (V_o) decreases below the set voltage. This reduces the current through the opto-coupler LED, which also reduces the opto-coupler transistor current, thus increasing the feedback voltage (VFB). If VFB exceeds 2.8V, D1 is blocked and the 5µA current source starts to charge C_B slowly up. In this condition, Vfb continues increasing until it reaches 4.7V, when the switching

operation is terminated, as shown in Figure 17. The delay time for shutdown is the time required to charge C_B from 2.8V to 4.7V with 5 μ A. A 20 \sim 50ms delay time is typical for most applications. This protection is implemented in auto restart mode.




Figure 17. Overload Protection

- **4.2 Thermal Shutdown (TSD)**: The SenseFET and the control IC on a die in one package makes it easy for the control IC to detect the abnormal over temperature of the SenseFET. If the temperature exceeds approximately 140°C, the thermal shutdown triggers. The FPS stops operation at that time. The FPS operates in auto-restart mode until the temperature decreases to ~80°C, then normal operation resumes.
- **5. Soft-Start**: The FPS has an internal soft-start circuit that increases VS-PWM comparator inverting input voltage, together with the SenseFET current, slowly after it starts up. The typical soft-start time is 5ms. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. This helps prevent transformer saturation and reduce stress on the secondary diodeduring start-up.
- **6. Burst-Mode Operation**: To minimize power dissipation in standby mode, the FPS enters burst-mode operation. As the load decreases, the feedback voltage decreases. As shown in Figure 18, the device automatically enters burst mode when the feedback voltage drops below V_{BURL} (750mV). At this point, switching stops and the output voltages start to drop at a rate dependent on standby current load. This causes the feedback voltage to rise. Once it passes V_{BURH} (850mV), switching resumes. The feedback voltage then falls and the process repeats. Burst-mode operation alternately enables and disables switching of the SenseFET, thereby reducing switching loss in standby mode.




Figure 18. Burst-Mode Operation

7. Advanced Valley Switching Operation: To minimize switching loss and Electromagnetic Interference (EMI), the MOSFET turns on when the drain voltage reaches its minimum value in VS converters. Due to the Discontinuous Conduction Mode (DCM) operation, the feedback voltage is not changed, despite the DC link voltage ripple, if the load condition is not changed. Since the slope of the drain current is changed depending on the DC link voltage, the turn-on duration of MOSFET is variable with the DC link voltage ripple. The switching period is changed continuously with the DC link voltage ripple. Switching at the instant of the minimum drain voltage and the continuous change of the switching period reduces EMI. VS converters inherently scatter the EMI spectrum.

Typical products for VSC turn the MOSFET on when the first valley is detected. In this case, the range of the switching frequency is very wide as a result of the load variations. At a very light load, for example, the switching frequency can be as high as several hundred kHz. Some products for VSC, such as Fairchild's FSCQ-series, define the turn-on instant of SenseFET changing at the first valley into the second valley when the load condition decreases below its predetermined level. The range of switching frequency narrows somewhat. For details, consult an FSCQ-series datasheet, such as: http://www.fairchildsemi.com/pf/FS/FSCQ1265RT.html

The range of the switching frequency can be limited tightly in FSQ-series. Because a kind of blanking time (t_B) is adopted, as shown in Figure 19, the switching frequency has minimum and maximum values.

Once the SenseFET is enabled, the next start is prohibited during the blanking time ($t_{\rm B}$). After the blanking time, the controller finds the first valley within the duration of the valley-detection window time ($t_{\rm W}$) (Case A, B, and C). If no valley is found in $t_{\rm W}$, the internal SenseFET is forced to turn on at the end of $t_{\rm W}$ (Case D). Therefore, FSQ510 and FSQ510H have a minimum switching frequency of 94.3kHz and maximum switching frequency of 132kHz typically, as shown in Figure 20.




Figure 19. Advanced VS Operation







Figure 20. Switching Frequency Range of the Advanced Valley Switching

Package Dimensions

Dimensions are in millimeters unless otherwise noted.







NOTES: UNLESS OTHERWISE SPECIFIED


- A) THIS PACKAGE COMPLIES TO JEDEC MS-001, VARIATION BA, EXCEPT FOR TERMINAL COUNT (7 RATHER THAN 8)
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D) DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994


MKT-NA07BrevA


Figure 21. 7-Pin Dual Inline Package (DIP)

Package Dimensions

Dimensions are in millimeters unless otherwise noted.







NOTES: UNLESS OTHERWISE SPECIFIED:

- A) THIS PACKAGE CONFORMS TO JEDEC MS-001 VARIATION BA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D) DIMENSIONS AND TOLERANCES PER ASME Y14.5 M-1994.

MKT-N08FrevA

Figure 22. 8-Pin Dual Inline Package (DIP)





TRADEMARKS

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx[®] SyncFET™ Green FPS™ e-Series™ Power-SPM™ Build it Now™ The Power Franchise® GTO™ PowerTrench® i-Lo™ CorePLUS™ Programmable Active Droop™ CROSSVOL™ TinyBoost™ IntelliMAX™ QFET' QS™ CTL™ ISOPLANAR™ TinyBuck™ Current Transfer Logic™ QT Optoelectronics™ TinvLoaic® MegaBuck™ EcoSPARK⁶ TINYOPTO™ MICROCOUPLER™ Quiet Series™ FACT Quiet Series™ RapidConfigure™ TinyPower™ MicroPak™ FACT® Motion-SPM™ SMART START™ TinyPWM™ OPTOLOGIC® SPM® TinyWire™ FastvCore™ OPTOPLANAR® STEALTH™ μSerDes™ UHC® FPS™ PDP-SPM™ SuperFET™ FRFET® Power220® SuperSOT™_3 UniFET™ Global Power Resources Power247® SuperSOT™-6 VCX^{TM} Green FPS™ POWEREDGE® SuperSOT™-8

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition			
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.			
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.			
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.			

Rev. 128