

FSA3157B

Low-Voltage SPDT Analog Switch or 2:1 Multiplexer / De-multiplexer Bus Switch

Features

- Useful in Both Analog and Digital Applications
- Ultra-small, MicroPak™ Leadless Package
- Low On Resistance: <math><10\Omega</math> Typical at 3.3V V_{CC}
- Broad V_{CC} Operating Range: 1.65V to 5.5V
- Rail-to-rail Signal Handling
- Power-down, High-impedance Control Input
- Over-voltage Tolerance of Control Input to 7.0V
- Break-before-make Enable Circuitry
- 250MHz, 3dB Bandwidth


Description

The FSA3157B is a high-performance, single-pole / double-throw (SPDT) analog switch or 2:1 multiplexer / de-multiplexer bus switch.

The device is fabricated with advanced sub-micron CMOS technology to achieve high-speed enable and disable times and low on resistance. The break-before-make select circuitry prevents disruption of signals on the B Port due to both switches temporarily being enabled during select pin switching. The device is specified to operate over the 1.65 to 5.5V V_{CC} operating range. The control input tolerates voltages up to 5.5V, independent of the V_{CC} operating range.

Ordering Information

Part Number	Operating Temperature Range	Top Mark	Package	Packing Method
FSA3157BL6X	-40 to +85°C	7G	6-Lead, MicroPak 1.0mm Wide Package	5000 Units on Tape and Reel

 All packages are lead free per JEDEC: J-STD-020B standard.
MicroPak™ is a trademark of Fairchild Semiconductor Corporation.




Figure 1. Logic Symbol




Figure 2. Analog Symbol

Pin Configuration




Figure 3. Pad Assignments

Function Table

Input (S)	Function
Logic Level LOW	B ₀ Connected to A
Logic Level HIGH	B ₁ Connected to A

Pin Descriptions

Pin	Description
A, B ₀ , B ₁	Data Ports
S	Control Input

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
V_{CC}	Supply Voltage	-0.5	7.0	V
V_S	DC Switch Voltage ⁽¹⁾	-0.5	$V_{CC}+0.5$	V
V_{IN}	DC Input Voltage ⁽¹⁾	-0.5	7.0	V
I_{IK}	DC Input Diode Current at $V_{IN} < 0V$	-50		mA
I_{OUT}	DC Output Current		128	mA
$I_{CC/GND}$	DC V_{CC} or Ground Current		± 100	mA
T_{STG}	Storage Temperature Range	-65	+150	°C
T_J	Junction Temperature Under Bias		+150	°C
T_L	Junction Lead Temperature (Soldering, 10 seconds)		+260	°C
P_D	Power Dissipation at +85°C		180	mW
ESD	Human Body Model, JESD22-A114		4	kV

Note:

- The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit	
V_{CC}	Supply Voltage Operating	1.65	5.50	V	
V_{IN}	Control Input Voltage ⁽²⁾	0	V_{CC}	V	
V_{IN}	Switch Input Voltage ⁽²⁾	0	V_{CC}	v	
V_{OUT}	Output Voltage ⁽²⁾	0	V_{CC}	V	
T_A	Operating Temperature	-40	+85	°C	
t_r, t_f	Input Rise and Fall Time	Control Input $V_{CC}=2.3V-3.6V$	0	10	ns/V
		Control Input $V_{CC}=4.5V-5.5V$	0	5	

Note:

- Control input must be held HIGH or LOW; it must not float.

Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	T _A =+25°C			T _A =-40 to +85°C		Units
				Min.	Typ.	Max.	Min.	Max.	
V _{IH}	High Level Input Voltage		1.65 to 1.95	0.75V _{CC}			0.75V _{CC}		V
			2.3 to 5.5						
V _{IL}	Low Level Input Voltage		1.65 to 1.95			0.25V _{CC}		0.25V _{CC}	V
			2.3 to 5.5						
I _{IN}	Input Leakage Current	0 ≤ V _{IN} ≤ 5.5V	0 to 5.5		±0.05	±0.1		±1	μA
I _{OFF}	Off State Leakage Current	0 ≤ A, B ≤ V _{CC}	1.65 to 5.5		±0.05	±0.1		±1	μA
R _{ON}	Switch On Resistance ⁽³⁾	V _{IN} =0V, I _O =30mA	4.5		3.0	7.0		7.0	Ω
		V _{IN} =2.4V, I _O =-30mA		5.0	12.0	12.0			
		V _{IN} =4.5V, I _O =-30mA		7.0	15.0	15.0			
		V _{IN} =0V, I _O =24mA	3.0	4.0	9.0	9.0			
		V _{IN} =3V, I _O =-24mA		10.0	20.0	20.0			
		V _{IN} =0V, I _O =8mA	2.3	5.0	12.0	12.0			
		V _{IN} =2.3V, I _O =-8mA		13.0	30.0	30.0			
		V _{IN} =0V, I _O =4mA	1.65	6.5	20.0	20.0			
V _{IN} =1.65V, I _O =-4mA	17.0	50.0		50.0					
I _{CC}	Quiescent Supply Current: All Channels On or Off	V _{IN} =V _{CC} or GND I _{OUT} =0	5.5			1.0		10.0	μA
	Analog Signal Range		V _{CC}	0		V _{CC}	0	V _{CC}	V
R _{RANGE}	On Resistance Over Signal Range ^(3,7)	I _A =-30mA, 0 ≤ V _{Bn} ≤ V _{CC}	4.5					25.0	Ω
		I _A =-24mA, 0 ≤ V _{Bn} ≤ V _{CC}	3.0				50.0		
		I _A =-8mA, 0 ≤ V _{Bn} ≤ V _{CC}	2.3				100.0		
		I _A =-4mA, 0 ≤ V _{Bn} ≤ V _{CC}	1.65				300		
ΔR _{ON}	On Resistance Match Between Channels ^(3,4)	I _A =-30mA, V _{Bn} =3.15	4.5		0.15				Ω
		I _A =-24mA, V _{Bn} =2.1	3.0		0.2				
		I _A =-8mA, V _{Bn} =1.6	2.3		0.5				
		I _A =-4mA, V _{Bn} =1.15	1.65		0.50				
R _{flat}	On Resistance Flatness ^(3,4,6)	I _A =-30mA, 0 ≤ V _{Bn} ≤ V _{CC}	5.0		6.0				Ω
		I _A =-24mA, 0 ≤ V _{Bn} ≤ V _{CC}	3.0		12.0				
		I _A =-8mA, 0 ≤ V _{Bn} ≤ V _{CC}	2.5		28.0				
		I _A =-4mA, 0 ≤ V _{Bn} ≤ V _{CC}	1.8		125				

Notes:

3. Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B Ports)
4. Parameter is characterized, but not tested in production.
5. ΔR_{ON} = R_{ON} maximum - R_{ON} minimum measured at identical V_{CC}, temperature, and voltage levels.
6. Flatness is defined as the difference between the maximum and minimum value of on resistance over the specified range of conditions.
7. Guaranteed by design.

AC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	T _A =+25°C			T _A =-40 to +85°C		Units	Figure
				Min.	Typ.	Max.	Min.	Max.		
t _{PLH} , t _{PLH}	Propagation Delay Bus-to-bus ⁽⁸⁾	V _I =OPEN	1.65 to 1.95			3.5		3.5	ns	Figure 10 Figure 11
			2.3 to 2.7			1.2		1.2		
			3.0 to 3.6			0.8		0.8		
			4.5 to 5.5			0.3		0.3		
t _{PZL} , t _{PZH}	Output Enable Time Turn on Time (A to B _n)	V _I =2x V _{CC} for t _{PZL} V _I =0V for t _{PZH}	1.65 to 1.95	7.0		23.0		24.0	ns	Figure 10 Figure 11
			2.3 to 2.7	3.5		13.0		14.0		
			3.0 to 3.6	2.5		6.9		7.6		
			4.5 to 5.5	1.7		5.2		5.7		
t _{PLZ} , t _{PHZ}	Output Disable Time Turn off Time (A Port to B Port)	V _I =2x V _{CC} for t _{PLZ} V _I =0V for t _{PHZ1} .	1.65 to 1.95	3.0		12.5		13.0	ns	Figure 10 Figure 11
			2.3 to 2.7	2.0		7.0		7.5		
			3.0 to 3.6	1.5		5.0		5.3		
			4.5 to 5.5	0.8		3.5		3.8		
t _{BBM}	Break-before-Make Time ⁽⁹⁾		1.65 to 1.95	0.5			0.5		ns	Figure 12
			2.3 to 2.7	0.5			0.5			
			3.0 to 3.6	0.5			0.5			
			4.5 to 5.5	0.5			0.5			
Q	Charge Injection ⁽⁹⁾	C _L =0.1nF, V _{GEN} =0V	5.0		7.0			pC	Figure 13	
		R _{GEN} =0Ω	3.3		3.0					
OIRR	Off Isolation ⁽¹⁰⁾	R _L =50Ω, f=10MHz	1.65 to 5.5		-57.0			dB	Figure 14	
Xtalk	Crosstalk	R _L =50Ω, f=10MHz	1.65 to 5.5		-54.0				Figure 15	
BW	-3dB Bandwidth	R _L =50Ω	1.65 to 5.5		250			dB	Figure 18	
THD	Total Harmonic Distortion ⁽⁹⁾	R _L =600Ω, 0.5V _{PP} , f=600Hz to 20KHz	5.000		.011			%		

Notes:

8. This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the on resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).
9. Guaranteed by design.
10. Off Isolation = 20 log₁₀ [V_A / V_{Bn}].

Capacitance

T_A = +25°C, f=1MHz. Capacitance is characterized, but not tested in production.

Symbol	Parameter	Conditions	Typ.	Max.	Units	Figure
C _{IN}	Control Pin Input Capacitance	V _{CC} =0V	2.3		pF	
C _{IO-B}	B Port Off Capacitance	V _{CC} =5.0V	6.5		pF	Figure 16
C _{IOA-ON}	A Port Capacitance when Switch is Enabled	V _{CC} =5.0V	18.5		pF	Figure 17

Typical Performance Characteristics




Figure 4. Off Isolation, $V_{CC}=1.65V$




Figure 5. Off Isolation, $V_{CC}=5.5V$




Figure 6. Crosstalk, $V_{CC}=1.65V$




Figure 7. Crosstalk, $V_{CC}=5.5V$




Figure 8. Bandwidth, $V_{CC}=1.65V$





Figure 9. Bandwidth, $V_{CC}=5.5V$

AC Loading and Waveforms



Notes:

Input driven by 50Ω source terminated in 50Ω
 C_L includes load and stray capacitance
 Input PRR = 1.0 MHz; $t_W = 500$ ns

Figure 10. AC Test Circuit




Figure 11. AC Waveforms




Figure 12. Break-before-make Interval Timing

AC Loading and Waveforms (Continued)




Figure 13. Charge Injection Test




Figure 14. Off Isolation




Figure 15. Crosstalk




Figure 16. Channel Off Capacitance




Figure 17. Channel On Capacitance





Figure 18. Bandwidth

Physical Dimensions



Notes:

1. CONFORMS TO JEDEC STANDARD M0-252 VARIATION UAAD
2. DIMENSIONS ARE IN MILLIMETERS
3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06AREVC

Figure 19. 6-Lead, MircoPak™ 1.0mm Wide Package

Note: [click here for tape and reel specifications, available at:](#)

http://www.fairchildsemi.com/products/logic/pdf/micropak_tr.pdf

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.



Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

<http://www.fairchildsemi.com/packaging/>



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACEx [®]	FPST [™]	PDP-SPM [™]	SupreMOS [™]
Build it Now [™]	FRFET [®]	Power220 [®]	SyncFET [™]
CorePLUS [™]	Global Power Resource SM	POWEREDGE [®]	SYSTEM [®]
CROSSVOLT [™]	Green FPS [™]	Power-SPM [™]	GENERAL [®]
CTL [™]	Green FPS [™] e-Series [™]	PowerTrench [®]	The Power Franchise [®]
Current Transfer Logic [™]	GTO [™]	Programmable Active Droop [™]	the power [®]
EcoSPARK [®]	<i>i-Lo</i> [™]	QFET [®]	franchise
EZSWITCH [™] *	IntelliMAX [™]	QS [™]	TinyBoost [™]
 [™]	ISOPLANAR [™]	QT Optoelectronics [™]	TinyBuck [™]
 [®]	MegaBuck [™]	Quiet Series [™]	TinyLogic [®]
Fairchild [®]	MICROCOUPLER [™]	RapidConfigure [™]	TINYOPTO [™]
Fairchild Semiconductor [®]	MicroFET [™]	SMART START [™]	TinyPower [™]
FACT Quiet Series [™]	MicroPak [™]	SPM [®]	TinyPWM [™]
FACT [®]	MillerDrive [™]	STEALTH [™]	TinyWire [™]
FAST [®]	Motion-SPM [™]	SuperFET [™]	μSerDes [™]
FastvCore [™]	OPTOLOGIC [®]	SuperSOT [™] -3	UHC [®]
FlashWriter [®] *	OPTOPLANAR [®]	SuperSOT [™] -6	Ultra FRFET [™]
		SuperSOT [™] -8	UniFET [™]
			Vcx [™]

* EZSWITCH[™] and FlashWriter[®] are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. 133