June 2007



FDS4435BZ P-Channel PowerTrench[®] MOSFET -30V, -8.8A, 20m Ω


Features


- Max $r_{DS(on)} = 20m\Omega$ at $V_{GS} = -10V$, $I_D = -8.8A$
- Max $r_{DS(on)}$ = 35m Ω at V_{GS} = -4.5V, I_D = -6.7A
- Extended V_{GSS} range (-25V) for battery applications
- HBM ESD protection level of ±3.8KV typical (note 3)
- High performance trench technology for extremely low r_{DS(on)}
- High power and current handling capability
- Termination is Lead-free and RoHS compliant



General Description

This P-Channel MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench[®] process that has been especially tailored to minimize the on-state resistance. This device is well suited for Power Management and load switching applications common in Notebook Computers and Portable Battery Packs.





MOSFET Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter			Ratings	Units	
V _{DS}	Drain to Source Voltage			-30	V	
V _{GS}	Gate to Source Voltage			±25	V	
I _D Drain Current -Continuous -Pulsed	Drain Current -Continuous	T _A = 25°C	(Note 1a)	-8.8		
			-50	— A		
P _D Power Dissipation Power Dissipation	Power Dissipation	T _A = 25°C	(Note 1a)	2.5	w	
	Power Dissipation	T _A = 25°C	(Note 1b)	1.0	vv	
E _{AS}	Single Pulse Avalanche Energy (Note 4)		(Note 4)	24	mJ	
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to +150	°C	

Thermal Characteristics


$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case		25	°C/W
R _{0JA}	Thermal Resistance, Junction to Ambient	(Note 1a)	50	C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDS4435BZ	FDS4435BZ	SO-8	13"	12mm	2500units

	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_{D} = -250 \mu A, V_{GS} = 0 V$	-30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu A$, referenced to 25°C		-21		mV/°C
IDSS	Zero Gate Voltage Drain Current	$V_{DS} = -24V, V_{GS} = 0V$			1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 25V, V_{DS} = 0V$			±10	μA
On Chara	acteristics					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250\mu A$		-2.1	-3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = -250\mu$ A, referenced to 25°C		6		mV/°C
5		V _{GS} = -10V, I _D = -8.8A		16	20	
r _{DS(on)}	Static Drain to Source On Resistance	$V_{GS} = -4.5V, I_D = -6.7A$		26	35	mΩ
		V _{GS} = -10V, I _D = -8.8A, T _J = 125°C		22	28	
9 _{FS}	Forward Transconductance	$V_{DS} = -5V, I_D = -8.8A$		24		S
Dynamic _{Ciss}	Characteristics			1385	1845	pF
C _{oss}	Output Capacitance	$V_{DS} = -15V, V_{GS} = 0V,$		275	365	pF
C _{rss}	Reverse Transfer Capacitance	f = 1MHz		230	345	pF
R _g	Gate Resistance			4.5		Ω
	g Characteristics			1	1	1
t _{d(on)}	Turn-On Delay Time			10	20	ns
t _r	Rise Time	$V_{DD} = -15V, I_D = -8.8A,$		6	12	ns
	Turn-Off Delay Time	$V_{GS} = -10V, R_{GEN} = 6\Omega$		30	48	ns
				12	22	ns
t _{d(off)} t _f	Fall Time				40	nC
t _{d(off)} t _f		V _{GS} = 0V to -10V		28	40	
$t_{d(off)}$ t_{f} Q_{g}	Fail Time Total Gate Charge Total Gate Charge	$V_{GS} = 0V \text{ to } -10V$ $V_{GS} = 0V \text{ to } -5V$ $V_{DD} = -15V,$		28 16	40 23	nC
t _{d(off)} t _f Q _g Q _g	Total Gate Charge	$\frac{V_{GS} = 0V \text{ to } -10V}{V_{GS} = 0V \text{ to } -5V} V_{DD} = -15V, I_D = -8.8A$			-	
t _{d(off)} t _f Q _g	Total Gate Charge Total Gate Charge	$\frac{V_{GS} = 0V \text{ to } -10V}{V_{GS} = 0V \text{ to } -5V} V_{DD} = -15V, I_D = -8.8A$		16	-	nC
$t_{d(off)}$ t_{f} Q_{g} Q_{gs} Q_{gd}	Total Gate ChargeTotal Gate ChargeGate to Source ChargeGate to Drain "Miller" Charge	$\frac{V_{GS} = 0V \text{ to } -10V}{V_{GS} = 0V \text{ to } -5V} V_{DD} = -15V, I_D = -8.8A$		16 5.2	-	nC nC
t _{d(off)} t _f Q _g Q _g Q _{gs} Q _{gd} Drain-So	Total Gate Charge Total Gate Charge Gate to Source Charge	$V_{GS} = 0V \text{ to } -10V$ $V_{GS} = 0V \text{ to } -5V$ $V_{DD} = -15V,$ $I_{D} = -8.8A$ $V_{GS} = 0V, I_{S} = -8.8A \text{ (Note 2)}$		16 5.2	-	nC nC
$t_{d(off)}$ t_{f} Q_{g} Q_{gs} Q_{gd}	Total Gate Charge Total Gate Charge Gate to Source Charge Gate to Drain "Miller" Charge urce Diode Characteristics	$V_{GS} = 0V \text{ to } -5V$ $V_{DD} = -15V,$ $I_{D} = -8.8A$		16 5.2 7.4	23	nC nC nC








2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%.

3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

4. Starting T_J = 25°C, L = 1mH, I_{AS} = -7A, V_{DD} = -30V, V_{GS} = -10V

©2007 Fairchild Semiconductor Corporation FDS4435BZ Rev.C


www.fairchildsemi.com



©2007 Fairchild Semiconductor Corporation FDS4435BZ Rev.C

3






www.fairchildsemi.com

4

©2007 Fairchild Semiconductor Corporation FDS4435BZ Rev.C





SEMICONDUCTOR



TRADEMARKS

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx® Green FPS™ Build it Now™ CorePLUS™ CROSSVOLT™ CTL™ Current Transfer Logic™ EcoSPARK[®] Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT FAST® FastvCore™ FPS™ FRFET® Global Power Resource[™]

Green FPS™ e-Series™ GTO™ i-Lo™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MillerDrive™ Motion-SPM™ **OPTOLOGIC[®] OPTOPLANAR[®]** PDP-SPM™ Power220®

Power247® **POWEREDGE[®]** Power-SPM™ PowerTrench[®] Programmable Active Droop™ QFET[®] QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6

SuperSOT[™]-8 SyncFET™ The Power Franchise[®]

pthower

franchise TinyBoost™ TinyBuck™ TinyLogic® **TINYOPTO™** TinyPower™ TinyPWM™ TinyWire™ µSerDes™ UHC® UniFET™ **VCX™**

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. 131