

November 2007

FDS4141 P-Channel PowerTrench<sup>®</sup> MOSFET

# FDS4141 P-Channel PowerTrench<sup>®</sup> MOSFET -40V, -10.8A, 13.0mΩ

#### Features

- Max  $r_{DS(on)}$  = 13.0m $\Omega$  at V<sub>GS</sub> = -10V, I<sub>D</sub> = -10.5A
- Max  $r_{DS(on)}$  = 19.0m $\Omega$  at V<sub>GS</sub> = -4.5V, I<sub>D</sub> = -8.4A
- High performance trench technology for extremely low r<sub>DS(on)</sub>
- RoHS Compliant





## **General Description**

This P-Channel MOSFET has been produced using Fairchild Semiconductor's proprietary PowerTrench<sup>®</sup> technology to deliver low  $r_{DS(on)}$  and optimized  $BV_{DSS}$  capability to offer superior performance benefit in the applications and optimized switching performance capability reducing power dissipation losses in converter/inverter applications.

#### Applications

- Control switch in synchronous & non-synchronous buck
- Load switch
- Inverter





# MOSFET Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DS</sub>	Drain to Source Voltage		-40	V
V <sub>GS</sub>	Gate to Source Voltage		±20	V
	Drain Current -Continuous		-10.8	^
Ъ	-Pulsed		-36	— A
E <sub>AS</sub>	Single Pulse Avalanche Energy	(Note 3)	294	mJ
D	Power Dissipation $T_A = 25^{\circ}C$	(Note 1a)	5	W
P <sub>D</sub>	Power Dissipation $T_A = 25^{\circ}C$	(Note 1b)	2.5	vv
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C

#### **Thermal Characteristics**

$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	(Note 1)	25	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	50	C/ VV

### Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDS4141	FDS4141	SO-8	13"	12mm	2500units


istics in to Source Breakdown Voltage akdown Voltage Temperature officient o Gate Voltage Drain Current e to Source Leakage Current istics e to Source Threshold Voltage	$I_{D} = -250 \mu A, V_{GS} = 0 V$ $I_{D} = -250 \mu A, \text{ reference}$ $V_{DS} = -32 V,$ $V_{GS} = \pm 20 V, V_{DS} = 0 V$	ed to 25°C	-40	-33	-1	V mV/°C
in to Source Breakdown Voltage akdown Voltage Temperature officient o Gate Voltage Drain Current e to Source Leakage Current istics	$I_D = -250\mu A$ , reference $V_{DS} = -32V$ ,	ed to 25°C	-40	-33	-1	mV/°C
akdown Voltage Temperature efficient o Gate Voltage Drain Current e to Source Leakage Current istics	$I_D = -250\mu A$ , reference $V_{DS} = -32V$ ,	ed to 25°C		-33	-1	
o Gate Voltage Drain Current e to Source Leakage Current istics		1			-1	-
e to Source Leakage Current		/				μA
istics		•			±100	nA
					2100	
e to Source Threshold Voltage						
	$V_{GS} = V_{DS}, I_D = -250\mu A$		-1.0	-1.6	-3.0	V
e to Source Threshold Voltage nperature Coefficient	$I_D = -250\mu A$ , referenced to $25^{\circ}C$			5.3		mV/°C
				11.0	13.0	
tic Drain to Source On Resistance	$V_{GS} = -4.5V, I_D = -8.4A$			15.2	19.0	mΩ
				16.8	19.9	
ward Transconductance	$V_{DD} = -5V, I_D = -10.5$	A		37		S
racteristics						
ut Capacitance				2005	2670	pF
put Capacitance				355	475	pF
verse Transfer Capacitance				190	285	pF
e Resistance	f = 1MHz			5		Ω
aractoristics						
				10	20	20
	$V_{DD} = -20V, I_D = -10.5A,$ $V_{GS} = -10V, R_{GEN} = 6\Omega$			-		ns ns
						ns
•						ns
						nC
•	$V_{GS} = 0V \text{ to } -5V$ $V_{DD} = -20V,$				-	nC
· · · · · · · · · · · · · · · · · · ·				-		nC
e to Drain "Miller" Charge	'	, 		7		nC
Diada Characteristics		I		1		
Didde Characteristics	$V_{22} = 0V_{12} = -10.54$	(Note 2)		-0.8	_13	
rce to Drain Diode Forward Voltage						V
verse Recovery Time		, ,		26	42	ns
verse Recovery Charge	$-I_F = -10.5A, dl/dt = 10$	UA/μs		14	26	nC
	tic Drain to Source On Resistance ward Transconductance racteristics ut Capacitance put Capacitance rerse Transfer Capacitance e Resistance aracteristics n-On Delay Time e Time n-Off Delay Time Time al Gate Charge e to Source Charge e to Drain "Miller" Charge Diode Characteristics urce to Drain Diode Forward Voltage rerse Recovery Time	VGS = -10V, ID = -10.5vic Drain to Source On Resistance $V_{GS} = -10V, ID = -10.5$ ward Transconductance $V_{DD} = -5V, ID = -10.5$ ward Transconductance $V_{DD} = -5V, ID = -10.5$ vacteristics $V_{DS} = -20V, V_{GS} = 0V$ verse Transfer Capacitance $f = 1MHz$ e Resistance $f = 1MHz$ aracteristics $V_{DD} = -20V, ID = -10.5$ n-On Delay Time $V_{DD} = -20V, ID = -10.5$ n-Off Delay Time $V_{GS} = -10V, R_{GEN} = 6$ a Gate Charge $V_{GS} = 0V to -10V$ a Gate Charge $V_{GS} = 0V to -5V$ e to Source Charge $V_{GS} = 0V to -5V$ prce to Drain "Miller" Charge $V_{GS} = 0V, I_S = -10.5A$ Diode Characteristics $V_{GS} = 0V, I_S = -10.5A$ urce to Drain Diode Forward Voltage $V_{GS} = 0V, I_S = -10.5A$ $V_{GS} = 0V, I_S = -2.1A$ $V_{GS} = 0V, I_S = -2.1A$	VGS-10V, ID-10.5AVicit Drain to Source On Resistance $V_{GS} = -10V, ID = -10.5A$ $V_{GS} = -4.5V, ID = -10.5A, TJ = 125°C$ ward Transconductance $V_{DD} = -5V, ID = -10.5A$ $V_{DD} = -5V, ID = -10.5A$ racteristicsracteristicsvit Capacitanceput Capacitance $V_{DS} = -20V, V_{GS} = 0V, f = 1MHz$ erse Transfer Capacitancee Resistancef = 1MHzaracteristicsn-On Delay Timea Time $V_{DD} = -20V, ID = -10.5A, V_{GS} = 0V, R_{GEN} = 6\Omega$ Timeal Gate Charge $V_{GS} = 0V$ to $-10V$ al Gate Charge $V_{GS} = 0V$ to $-5V$ $V_{DD} = -20V, ID = -10.5A$ $V_{DD} = -20V, ID = -10.5A$ Diode CharacteristicsDiode Characteristicsurce to Drain Diode Forward Voltage $V_{GS} = 0V, IS = -10.5A$ (Note 2) $V_{GS} = 0V, IS = -2.1A$ (Note 2) </td <td>VGS<math>-10.5A</math>UGS<math>-10V, I_D = -10.5A</math>VGS<math>-4.5V, I_D = -8.4A</math>VGS<math>-10V, I_D = -10.5A, T_J = 125^{\circ}C</math>ward Transconductance<math>V_{DD} = -5V, I_D = -10.5A</math>racteristics<math>V_{DD} = -5V, I_D = -10.5A</math>racteristics<math>V_{DS} = -20V, V_{GS} = 0V, f = 1MHz</math>rerse Transfer Capacitance<math>f = 1MHz</math>e Resistance<math>f = 1MHz</math>aracteristics<math>V_{DD} = -20V, I_D = -10.5A, V_{GS} = 0V, f = 10.5A, V_{GS} = 0V, f = 10.5A, V_{GS} = -10V, R_{GEN} = 6\Omega</math>n-On Delay Time<math>V_{DD} = -20V, I_D = -10.5A, V_{GS} = 0V, R_{GEN} = 6\Omega</math>Time<math>V_{GS} = 0V \text{ to } -10V, R_{GEN} = 6\Omega</math>al Gate Charge<math>V_{GS} = 0V \text{ to } -5V, V_{DD} = -20V, I_D = -10.5A, V_{DD} = -20V, I_D = -20V, I</math></td> <td>VGS = -10V, ID = -10.5A11.0vic Drain to Source On Resistance<math>V_{GS} = -4.5V, ID = -8.4A</math>15.2<math>V_{GS} = -10V, ID = -10.5A, TJ = 125°C16.8ward Transconductance<math>V_{DD} = -5V, ID = -10.5A</math>37racteristicsaracteristicsVDS = -20V, VGS = 0V, f = 1MHzput Capacitanceput Capacitancef = 10.5Aaracteristicsnon-On Delay Timee Resistancef = 1MHz10ND Delay TimePut Capacitanceput Capacitancef = 1MHz100aracteristicsn-On Delay TimePut Capacitanceput Capacitancef = 1MHz100aracteristicsn-On Delay TimeVDE = -20V, ID = -10.5A, VGS = 0V to -10VPut Capacitance100100al Gate ChargeVGS = 0V to -10VID CapacitanceID CapacitanceID Capacitance100ID CapacitanceID CapacitanceID CapacitanceID CapacitanceID CapacitanceID Capacitance</math></td> <td>V<sub>GS</sub> = -10V, I<sub>D</sub> = -10.5A         11.0         13.0           vic Drain to Source On Resistance         <math>V_{GS}</math> = -4.5V, I<sub>D</sub> = -8.4A         15.2         19.0           ward Transconductance         <math>V_{DD}</math> = -5V, I<sub>D</sub> = -10.5A, T<sub>J</sub>= 125°C         16.8         19.9           ward Transconductance         <math>V_{DD}</math> = -5V, I<sub>D</sub> = -10.5A         37         37           racteristics           tracteristics           tracteristics           provide the second seco</td>	VGS $-10.5A$ UGS $-10V, I_D = -10.5A$ VGS $-4.5V, I_D = -8.4A$ VGS $-10V, I_D = -10.5A, T_J = 125^{\circ}C$ ward Transconductance $V_{DD} = -5V, I_D = -10.5A$ racteristics $V_{DD} = -5V, I_D = -10.5A$ racteristics $V_{DS} = -20V, V_{GS} = 0V, f = 1MHz$ rerse Transfer Capacitance $f = 1MHz$ e Resistance $f = 1MHz$ aracteristics $V_{DD} = -20V, I_D = -10.5A, V_{GS} = 0V, f = 10.5A, V_{GS} = 0V, f = 10.5A, V_{GS} = -10V, R_{GEN} = 6\Omega$ n-On Delay Time $V_{DD} = -20V, I_D = -10.5A, V_{GS} = 0V, R_{GEN} = 6\Omega$ Time $V_{GS} = 0V \text{ to } -10V, R_{GEN} = 6\Omega$ al Gate Charge $V_{GS} = 0V \text{ to } -5V, V_{DD} = -20V, I_D = -10.5A, V_{DD} = -20V, I_D = -20V, I$	VGS = -10V, ID = -10.5A11.0vic Drain to Source On Resistance $V_{GS} = -4.5V, ID = -8.4A$ 15.2 $V_{GS} = -10V, ID = -10.5A, TJ = 125°C16.8ward TransconductanceV_{DD} = -5V, ID = -10.5A37racteristicsaracteristicsVDS = -20V, VGS = 0V,f = 1MHzput Capacitanceput Capacitancef = 10.5Aaracteristicsnon-On Delay Timee Resistancef = 1MHz10ND Delay TimePut Capacitanceput Capacitancef = 1MHz100aracteristicsn-On Delay TimePut Capacitanceput Capacitancef = 1MHz100aracteristicsn-On Delay TimeVDE = -20V, ID = -10.5A,VGS = 0V to -10VPut Capacitance100100al Gate ChargeVGS = 0V to -10VID CapacitanceID CapacitanceID Capacitance100ID CapacitanceID CapacitanceID CapacitanceID CapacitanceID CapacitanceID Capacitance$	V <sub>GS</sub> = -10V, I <sub>D</sub> = -10.5A         11.0         13.0           vic Drain to Source On Resistance $V_{GS}$ = -4.5V, I <sub>D</sub> = -8.4A         15.2         19.0           ward Transconductance $V_{DD}$ = -5V, I <sub>D</sub> = -10.5A, T <sub>J</sub> = 125°C         16.8         19.9           ward Transconductance $V_{DD}$ = -5V, I <sub>D</sub> = -10.5A         37         37           racteristics           tracteristics           tracteristics           provide the second seco

2. Pulse Test: Pulse Width <  $300\mu$ s, Duty cycle < 2.0%.

3. UIL condition: Starting  $T_J$  = 25°C, L = 3mH,  $I_{AS}$  = -14A,  $V_{DD}$  = -40V,  $V_{GS}$  = -10V.


88888

©2007 Fairchild Semiconductor Corporation FDS4141 Rev.C www.fairchildsemi.com



©2007 Fairchild Semiconductor Corporation FDS4141 Rev.C

3



-V<sub>GS</sub>, GATE TO SOURCE VOLTAGE(V) 4 2 0 5 10 15 20 25 30 35 40 0 Qg, GATE CHARGE(nC) Figure 7. Gate Charge Characteristics 20 -I<sub>AS</sub>, AVALANCHE CURRENT(A) 10 T<sub>J</sub> = 25°C T<sub>J</sub> = 125°C 1 0.01 0.1 1 10 100 500 tAV, TIME IN AVALANCHE(ms) Figure 9. Unclamped Inductive Switching Capability 100 -I<sub>D</sub>, DRAIN CURRENT (A) 10 1ms ₩ 10ms 1 THIS AREA IS LIMITED BY r<sub>DS(on)</sub> 100ms SINGLE PULSE 1s 0.1 T<sub>J</sub> = MAX RATED 1111 10s  $R_{\theta,JA} = 125^{\circ}C/W$ DC T<sub>4</sub> = 25°C 0.01 0.1 1 10 100 200 -V<sub>DS</sub>, DRAIN to SOURCE VOLTAGE (V) t, PULSE WIDTH (sec) Figure 12. Single Pulse Maximum Power Dissipation Figure 11. Forward Bias Safe **Operating Area** ©2007 Fairchild Semiconductor Corporation 4

Typical Characteristics T<sub>J</sub> = 25°C unless otherwise noted

V<sub>DD</sub> = -20V

V<sub>DD</sub> = -25V

10

8


6

I<sub>D</sub> = -10.5A

V<sub>DD</sub> = -15V

www.fairchildsemi.com

FDS4141 Rev.C





SEMICONDUCTOR

#### TRADEMARKS

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx® Build it Now<sup>™</sup> CorePLUS™ CROSSVOLT™ CTL™ Current Transfer Logic™ EcoSPARK<sup>®</sup> F Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST® FastvCore™ FPS™ FRFFT® Global Power Resource<sup>SM</sup> Green FPS™ Green FPS<sup>™</sup> e-Series<sup>™</sup> GTO™ i-Lo™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MillerDrive™ Motion-SPM<sup>™</sup> **OPTOLOGIC**<sup>®</sup> **OPTOPLANAR<sup>®</sup>** ® PDP-SPM™ Power220<sup>®</sup>

Power247® **POWEREDGE<sup>®</sup>** Power-SPM™ PowerTrench<sup>®</sup> Programmable Active Droop™ **QFET**® QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™ SPM<sup>®</sup> STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6

SuperSOT<sup>™</sup>-8 SyncFET<sup>™</sup> The Power Franchise<sup>®</sup> **p** franchise TinyBoost<sup>™</sup> TinyBoost<sup>™</sup> TinyDepTo<sup>™</sup> TinyDepTo<sup>™</sup> TinyPVM<sup>™</sup> TinyPWM<sup>™</sup> UNC<sup>®</sup> UHC<sup>®</sup> UniFET<sup>™</sup> VCX<sup>™</sup> DS4141 P-Channel PowerTrench<sup>®</sup> MOSFE

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

PRODUCT STATUS DEFINITIONS

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Datasheet Identification	Product Status	Definition			
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be pub- lished at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.			
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserve the right to make changes at any time without notice to improve design.			
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference infomation only.			