

January 2008

# **FDMS8460**

# N-Channel Power Trench<sup>®</sup> MOSFET 40V, 49A, 2.2m $\Omega$

## **Features**

- Max  $r_{DS(on)} = 2.2m\Omega$  at  $V_{GS} = 10V$ ,  $I_D = 25A$
- Max  $r_{DS(on)} = 3.0 \text{m}\Omega$  at  $V_{GS} = 4.5 \text{V}$ ,  $I_D = 21.7 \text{A}$
- Advanced Package and Silicon combination for low r<sub>DS(on)</sub>
- MSL1 robust package design
- 100% UIL tested
- RoHS Compliant




## **General Description**


This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced Power Trench® process thant has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

## **Application**

■ DC - DC Conversion







# MOSFET Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter			Ratings	Units
V <sub>DS</sub>	Drain to Source Voltage			40	V
$V_{GS}$	Gate to Source Voltage			±20	V
	Drain Current -Continuous (Package limited)	T <sub>C</sub> = 25°C		49	
	-Continuous (Silicon limited)	T <sub>C</sub> = 25°C		167	^
ID D	-Continuous	T <sub>A</sub> = 25°C	(Note 1a)	25	Α
	-Pulsed			160	
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	864	mJ
Б	Power Dissipation	T <sub>C</sub> = 25°C		104	W
$P_{D}$	Power Dissipation	T <sub>A</sub> = 25°C	(Note 1a)	2.5	VV
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to +150	°C

# **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case	1.2	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	50	C/VV

## **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS8460	FDMS8460	Power 56	13"	12 mm	3000 units

# **Electrical Characteristics** $T_J = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	40			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250μA, referenced to 25°C		32		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{GS} = 0V, V_{DS} = 32V,$			1	μΑ
$I_{GSS}$	Gate to Source Leakage Current	$V_{GS} = \pm 20V, V_{DS} = 0V$			±100	nA

#### On Characteristics

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.0	1.9	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250μA, referenced to 25°C		-7.5		mV/°C
		$V_{GS} = 10V, I_D = 25A$		2.0	2.2	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = 4.5V, I_D = 21.7A$		2.6	3.0	mΩ
		$V_{GS} = 10V, I_D = 25A, T_J = 125^{\circ}C$		2.6	3.3	
g <sub>FS</sub>	Forward Transconductance	$V_{DD} = 5V, I_{D} = 25A$		137		S

## **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V 20V V 0V		5415	7205	pF
C <sub>oss</sub>	Output Capacitance	$V_{DS} = 20V, V_{GS} = 0V,$ f = 1MHz		1470	1955	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 - 1101112		170	250	pF
$R_g$	Gate Resistance	f = 1MHz		1.4		Ω

# **Switching Characteristics**


t <sub>d(on)</sub>	Turn-On Delay Time		19	35	ns
t <sub>r</sub>	Rise Time	$V_{DD} = 20V, I_D = 25A,$	9	19	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 10V, R_{GEN} = 6\Omega$	48	78	ns
t <sub>f</sub>	Fall Time		7	14	ns
$Q_g$	Total Gate Charge	V <sub>GS</sub> = 0V to 10V	78	110	nC
Qg	Total Gate Charge	$V_{GS} = 0V \text{ to } 4.5V  V_{DD} = 20V,$	36	51	nC
Q <sub>gs</sub>	Gate to Source Charge	I <sub>D</sub> = 25A	15		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge		10		nC

## **Drain-Source Diode Characteristics**

V <sub>SD</sub> Source to Drain Diode Forward Voltage	$V_{GS} = 0V, I_{S} = 25A$	(Note 2)	0.8	1.3	V	
V <sub>SD</sub>	Source to Drain blode Polward voltage	$V_{GS} = 0V, I_{S} = 2.1A$	(Note 2)	0.7	1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 25A, di/dt = 100A/μ	0	53	85	ns
Q <sub>rr</sub>	Reverse Recovery Charge	IF = 25A, αι/αι = 100A/μS		40	64	nC

#### NOTES

<sup>1.</sup> R<sub>BJA</sub> is determined with the device mounted on a 1in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>BJC</sub> is guaranteed by design while R<sub>BCA</sub> is determined by the user's board design.



a. 50°C/W when mounted on a 1 in² pad of 2 oz copper.



b. 125°C/W when mounted on a minimum pad of 2 oz copper.

<sup>2.</sup> Pulse Test: Pulse Width <  $300\mu$ s, Duty cycle < 2.0%.

<sup>3.</sup> Starting  $T_J$  = 25°C, L = 3mH,  $I_{AS}$  = 24A,  $V_{DD}$  = 40V,  $V_{GS}$  = 10V

# Typical Characteristics T<sub>J</sub> = 25°C unless otherwise noted




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

# Typical Characteristics T<sub>J</sub> = 25°C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

# **Typical Characteristics** T<sub>J</sub> = 25°C unless otherwise noted








Figure 13. Transient Thermal Response Curve

# **Dimensional Outline and Pad Layout**









- NOTES: UNLESS OTHERWISE SPECIFIED

  A) ALL DIMENSIONS ARE IN MILLIMETERS.
  - B)

  - NO JEDEC REFERENCE AS OF FEBRUARY 2006 DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994

PQFN08AREVA





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidianries, and is not intended to be an exhaustive list of all such trademarks.

ACEx <sup>®</sup>	FPS™	PDP-SPM™	SupreMOS™
Build it Now™	FRFET®	Power220 <sup>®</sup>	SyncFET™
CorePLUS™	Global Power Resource <sup>SM</sup>	POWEREDGE®	SYSTEM ®
CROSSVOLT™	Green FPS™	Power-SPM™	The Power Franchise®
CTL™	Green FPS™ e-Series™	PowerTrench <sup>®</sup>	
Current Transfer Logic™	GTO™	Programmable Active Droop™	p wer franchise
EcoSPARK <sup>®</sup>	i-Lo <sup>TM</sup>	QFET®	TinyBoost™
EZSWITCH™ *	IntelliMAX™	QS™	TinyBuck™
<b>■</b> 7	ISOPLANAR™	QT Optoelectronics™	TinyLogic <sup>®</sup>
<u></u>	MegaBuck™	Quiet Series™	TINYOPTO™
<b>+</b> "	MICROCOUPLER™	RapidConfigure™	TinyPower™
Fairchild <sup>®</sup>	MicroFET™	SMART START™	TinyPWM™
Fairchild Semiconductor®	MicroPak™	SPM <sup>®</sup>	TinyWire™
FACT Quiet Series™	MillerDrive™	STEALTH™	µSerDes™
FACT <sup>®</sup>	Motion-SPM™	SuperFET™	UHC®
FAST <sup>®</sup>	OPTOLOGIC <sup>®</sup>	SuperSOT™-3	Ultra FRFET™
FastvCore™	OPTOPLANAR®	SuperSOT™-6	UniFET™
FlashWriter <sup>®</sup> *	(l) <sup>®</sup>	SuperSOT™-8	VCX <sup>TM</sup>

<sup>\*</sup> EZSWITCHTM and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

### As used herein:

- Life support devices or systems are devices or systems which,

   (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support, device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information Formative or In Design		This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I33