

FDMA1029PZ

Dual P-Channel PowerTrench[®] MOSFET

General Description

This device is designed specifically as a single package solution for the battery charge switch in cellular handset and other ultra-portable applications. It features two independent P-Channel MOSFETs with low on-state resistance for minimum conduction losses. When connected in the typical common source configuration, bi-directional current flow is possible.

The MicroFET 2x2 package offers exceptional thermal performance for its physical size and is well suited to linear mode applications.

Features

- -3.1 A, -20V. $R_{DS(ON)} = 95 \text{ m}\Omega @ V_{GS} = -4.5V$ $R_{DS(ON)} = 141 \text{ m}\Omega @ V_{GS} = -2.5V$
- Low profile 0.8 mm maximum in the new package MicroFET 2x2 mm

July 2007


D1

G2

S2

RoHS Compliant





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DS}	Drain-Source Voltage		-20	V
V _{GS}	Gate-Source Voltage		±12	V
1	Drain Current – Continuous	(Note 1a)	-3.1	А
ID	– Pulsed		6	
P _D	Power Dissipation for Single Operation	(Note 1a)	1.4	W
		(Note 1b)	0.7	
T_J, T_{STG}	Operating and Storage Junction Temperation	ture Range	-55 to +150	°C
Therma	I Characteristics			

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	86 (Single Operation)	
$R_{ hetaJA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	173 (Single Operation)	°C/W
$R_{ hetaJA}$	Thermal Resistance, Junction-to-Ambient	(Note 1c)	69 (Dual Operation)	C/W
$R_{ ext{ heta}JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1d)	151 (Dual Operation)	

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
029	FDMA1029PZ	7"	8mm	3000 units

©2007 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Units
Off Char	acteristics	I		1	1	
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 V$, $I_D = -250 \mu A$	-20			V
<u>ΔBVdss</u> ΔTj	Breakdown Voltage Temperature Coefficient	I_D = -250 µA, Referenced to 25°C		-12		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μA
I _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 12 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μA
On Chara	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = -250 \ \mu A$	-0.6	-1.0	-1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \ \mu$ A, Referenced to 25° C		4		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$ \begin{array}{ll} V_{GS} = -4.5 \ V, & I_D = -3.1 \ A \\ V_{GS} = -2.5 \ V, & I_D = -2.5 \ A \\ V_{GS} = -4.5 \ V, \ I_D = -3.1 \ A, \ T_J = 125^\circ C \end{array} $		60 88 87	95 141 140	mΩ
g _{FS}	Forward Transconductance	$V_{DS} = -10 \text{ V}, I_D = -3.1 \text{ A}$		-11		S
Dvnamic	Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = -10 V$, $V_{GS} = 0 V$,		540		pF
Coss	Output Capacitance	f = 1.0 MHz		120		pF
C _{rss}	Reverse Transfer Capacitance			100		pF
Switchin	g Characteristics (Note 2)			•	•	•
t _{d(on)}	Turn–On Delay Time	$V_{DD} = -10 V$, $I_D = -1 A$,		13	24	ns
t _r	Turn–On Rise Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$		11	20	ns
t _{d(off)}	Turn–Off Delay Time	1		37	59	ns
t _f	Turn–Off Fall Time	1		36	58	ns
Q _g	Total Gate Charge	$V_{DS} = -10 \text{ V}, I_D = -3.1 \text{ A},$		7.0	10	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = -4.5 V$		1.1		nC
Q _{gd}	Gate-Drain Charge	1	<u> </u>	2.4	l	nC

FDMA1029PZ Dual P-Channel PowerTrench® MOSFET


				1	1	T
Symbol	Parameter	Test Conditions Min		Тур	Max	Units
Drain-So	ource Diode Characteristics	and Maximum Ratings				
ls	Maximum Continuous Drain-Source	ce Diode Forward Current			-1.1	A
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V, I_S = -1.1 A$ (Note 2)		-0.8	-1.2	V
t _{rr}	Diode Reverse Recovery Time	I _F = -3.1 A,		25		ns
Q _{rr}	Diode Reverse Recovery Charge	dI _F /dt = 100 A/µs		9		nC

1. R_{0,A} is determined with the device mounted on a 1 in² oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{0,C} is guaranteed by design while R_{0,A} is determined by the user's board design. (a) $R_{0JA} = 86^{\circ}C/W$ when mounted on a 1in² pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB

(b) $R_{0JA} = 173^{\circ}C/W$ when mounted on a minimum pad of 2 oz copper

(c) $R_{\theta JA} = 69^{\circ}$ C/W when mounted on a 1in² pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB


(d) $R_{\theta JA} = 151^{\circ}C/W$ when mounted on a minimum pad of 2 oz copper




Scale 1 : 1 on letter size paper


2. Pulse Test: Pulse Width < 300 $\mu s,$ Duty Cycle < 2.0%

FDMA1029PZ Dual P-Channel PowerTrench[®] MOSFET











SEMICONDUCTOR

TRADEMARKS

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx® Build it Now™ CorePLUS™ CROSSVOLT™ CTL™ Current Transfer Logic™ **EcoSPARK**[®] F Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST® FastvCore™ FPS™ FRFET®

Global Power ResourceSM

Green FPS™ Green FPS[™] e-Series[™] GTO™ i-Lo™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MillerDrive™ Motion-SPM™ OPTOLOGIC[®] **OPTOPLANAR[®]** ® PDP-SPM™ Power220[®]

Power247® **POWEREDGE[®]** Power-SPM™ PowerTrench® Programmable Active Droop™ **QFET**® QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™ SPM[®] STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6

SuperSOT™-8 SvncFET™ The Power Franchise[®] p wer franchis TinyBoost™ TinyBuck™ TinyLogic® **TINYOPTO™** TinyPower™ TinyPWM™ TinyWire™ µSerDes™ UHC® UniFET™ VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification Product Status Advance Information Formative or In Design		Definition		
		This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary First Production		This datasheet contains preliminary data; supplementary data will be pub- lished at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
Obsolete Not In Production		This datasheet contains specifications on a product that has been discontin- ued by Fairchild Semiconductor. The datasheet is printed for reference infor- mation only.		