

July 2007

## FDMA1028NZ

# **Dual N-Channel PowerTrench® MOSFET**


### **General Description**


This device is designed specifically as a single package solution for dual switching requirements in cellular handset and other ultra-portable applications. It features two independent N-Channel MOSFETs with low on-state resistance for minimum conduction losses. The MicroFET 2x2 package offers exceptional thermal performance for its physical size and is well suited to linear mode applications.

### **Features**

- 3.7 A, 20V.  $R_{DS(ON)} = 68 \text{ m}\Omega$  @  $V_{GS} = 4.5V$   $R_{DS(ON)} = 86 \text{ m}\Omega$  @  $V_{GS} = 2.5V$
- Low profile 0.8 mm maximum in the new package MicroFET 2x2 mm
- RoHS Compliant







Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DS</sub>	Drain-Source Voltage		20	V
V <sub>GS</sub>	Gate-Source Voltage		±12	V
	Drain Current - Continuous	(Note 1a)	3.7	А
I <sub>D</sub>	– Pulsed		6	
P <sub>D</sub>	Power Dissipation for Single Operation	(Note 1a)	1.4	W
		(Note 1b)	0.7	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		−55 to +150	°C

### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	86 (Single Operation)	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	173 (Single Operation)	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1c)	69 (Dual Operation)	C/VV
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1d)	151 (Dual Operation)	

**Package Marking and Ordering Information** 


Device Marking	Device	Reel Size	Tape width	Quantity
028	FDMA1028NZ	7"	8mm	3000 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics		l .			
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = 250 \mu\text{A}$	20			V
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C		15		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 16 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			1	μА
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 12 \text{ V},  V_{DS} = 0 \text{ V}$			±10	μΑ
On Chara	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	0.6	1.0	1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C		-4		mV/°C
$R_{DS(on)}$	Static Drain–Source On–Resistance	$\begin{split} &V_{GS} = 4.5 \text{ V}, &I_{D} = 3.7 \text{ A} \\ &V_{GS} = 2.5 \text{ V}, &I_{D} = 3.3 \text{ A} \\ &V_{GS} = 4.5 \text{ V}, I_{D} = 3.7 \text{ A}, T_{J} = 125 ^{\circ}\text{C} \end{split}$		37 50 53	68 86 90	mΩ
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{DS} = 10 \text{ V}, \qquad I_{D} = 3.7 \text{ A}$		16		S
Dynamic	Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 10 \text{ V},  V_{GS} = 0 \text{ V},$		340		pF
Coss	Output Capacitance	f = 1.0 MHz		80		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			60		pF
Switchin	g Characteristics (Note 2)		•			
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 10 \text{ V}, \qquad I_{D} = 1 \text{ A},$		8	16	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$		8	16	ns
$t_{d(off)}$	Turn-Off Delay Time			14	26	ns
t <sub>f</sub>	Turn-Off Fall Time			3	6	ns
Q <sub>g</sub>	Total Gate Charge	$V_{DS} = 10 \text{ V}, \qquad I_{D} = 3.7 \text{ A},$		4	6	nC
$Q_{gs}$	Gate-Source Charge	$V_{GS} = 4.5 \text{ V}$		0.7		nC
$Q_{gd}$	Gate-Drain Charge	]		1.1		nC

#### **Electrical Characteristics** $T_{\Delta} = 25$ °C unless otherwise noted **Symbol Parameter Test Conditions** Min Typ Max Units **Drain-Source Diode Characteristics and Maximum Ratings** Maximum Continuous Drain-Source Diode Forward Current 1.1 Α $V_{\text{SD}}$ Drain-Source Diode Forward $V_{GS} = 0 \text{ V}, I_S = 1.1 \text{ A}$ (Note 2) 0.7 1.2 ٧ Voltage $t_{\text{rr}} \\$ Diode Reverse Recovery Time $I_F = 3.7 A$ 11 ns $dI_F/dt = 100 A/\mu s$ $Q_{rr}$ Diode Reverse Recovery Charge 2 nC

#### Notes:

- 1. R<sub>e,JA</sub> is determined with the device mounted on a 1 in<sup>2</sup> oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>e,JC</sub> is guaranteed by design while R<sub>e,JA</sub> is determined by the user's board design.
  - (a) R<sub>0JA</sub> = 86°C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB
  - (b)  $R_{\theta JA} = 173^{\circ}\text{C/W}$  when mounted on a minimum pad of 2 oz copper
  - (c)  $R_{0JA} = 69^{\circ}$ C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB
  - (d)  $R_{\theta JA} = 151^{\circ}$ C/W when mounted on a minimum pad of 2 oz copper



Scale 1:1 on letter size paper

**2.** Pulse Test: Pulse Width <  $300\mu$ s, Duty Cycle < 2.0%

### **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

### **Typical Characteristics**







Figure 7. Gate Charge Characteristics.

Figure 8. Capacitance Characteristics.






Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.







Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.







BOTTOM VIEW

### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-229, VARIATION VCCC, DATED 11/2001
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP06JrevB



#### **TRADEMARKS**

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>®</sup>
Build it Now<sup>™</sup>
CorePLUS<sup>™</sup>
CROSSVOLT<sup>™</sup>
CTL<sup>™</sup>
Current Transfer Logic<sup>™</sup>
EcoSPARK<sup>®</sup>

Fairchild<sup>®</sup>
Fairchild Semiconductor<sup>®</sup>
FACT Quiet Series™
FACT<sup>®</sup>
FAST<sup>®</sup>
FastvCore™
FPS™

FRFET®
Global Power Resource<sup>SM</sup>

Green FPS™ Green FPS™ e-Series™ GTO™ i-Lo™ IntelliMAX™ ISOPLANAR™

MegaBuck™
MICROCOUPLER™
MicroFET™
MicroPak™
MillerDrive™
Motion-SPM™
OPTOLOGIC®
OPTOPLANAR®

PDP-SPM™ Power220® Power247<sup>®</sup>
POWEREDGE<sup>®</sup>
Power-SPM<sup>™</sup>
PowerTrench<sup>®</sup>
Programmable Active Droop<sup>™</sup>

QFET®

QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™

SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™

The Power Franchise®

the wer franchise

TinyBoost™
TinyBuck™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
µSerDes™
UHC®
UniFET™
VCX™

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

Datasheet Identification		Definition		
Advance Information Formative or In Design		This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
Obsolete Not In Production		This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.		