December 2007

FAN2103 — TinyBuck™ 3A, 24V Input Integrated Synchronous Buck Regulator

Features

- Over 95% efficiency
- Internal power MOSFETs: High-side $R_{DS(ON)} = 31m\Omega$ Low-side $R_{DS(ON)} = 23m\Omega$
- Integrated low-side Schottky diode
- Programmable frequency operation up to 750KHz
- Power-good signal
- Wide input range: 3.0V to 24V
- Output voltage range: 0.8V to 90%V_{IN}
- Input under-voltage lockout (UVLO)
- Programmable over-current protection
- Under-voltage, over-voltage, and thermal protection
- Selectable light-load power-saving mode
- 5x6mm, 25-pin, 3-pad MLP

Applications

- Thin and light Notebook PCs
- Graphics cards
- Battery-powered equipment
- Set-top box
- Point-of-load regulation

Description

The FAN2103 TinyBuck™ is an easy-to-use, cost- and space-efficient, synchronous buck solution. It enables designers to solve high-current requirements in a small area with minimal external components.

External programming of clock frequency, current limit, and loop response allows for optimization and flexibility selecting output filter components and transient response.

The summing current mode modulator uses lossless current sensing for current feedback and over-current, and includes voltage feedforward.

Fairchild's advanced BiCMOS power process, combined with a thermally efficient MLP package, provides low-R_{DS(ON)}, internal MOSFETs, and the ability to dissipate high power in a small package.

Under-voltage, thermal shutdown, and power-good are blanked at start-up, but protect the device from damage during fault conditions.

Related Application Notes

 AN-5067 – PCB land pattern design and surface mount guidelines for MLP packages

Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method
FAN2103MPX	-10°C to 85°C	25-Pin Molded Leadless Package (MLP) 5x6mm	Tape and Reel
FAN2103EMPX	-40°C to 85°C	25-Pin Molded Leadless Package (MLP) 5x6mm	Tape and Reel

All packages are lead free per JEDEC: J-STD-020B standard.

Typical Application Diagram




Figure 1. Typical Application

Block Diagram




Figure 2. Block Diagram

Pin Configuration




Figure 3. MLP 5x6mm Pin Configuration (Bottom View)

Pin Definitions

Pin	Name	Description			
P1, 6-12	SW	Switching Node.			
P2, 2-5	VIN	wer Input Voltage. Connect to the main input power source.			
P3, 21-23	PGND	Power Ground. Power return and Q2 source.			
1	воот	High-side Drive BOOT Voltage . Connect through capacitor (C_{BOOT}) to SW. The IC includes an internal synchronous bootstrap diode to recharge the capacitor on this pin to V_{CC} when SW is LOW.			
13	PGOOD	Power-Good Flag . An open-drain output that pulls LOW when FB is outside a ±10% range of the reference when EN is HIGH. PGOOD does not assert HIGH until the fault latch is enabled.			
14	EN	ENABLE . Enables operation when pulled to logic HIGH or left open. Toggling EN resets the regulator after a latched fault condition. This input has an internal pull-up when the IC is functioning normally. When a latched fault occurs, EN is discharged by a current sink.			
15	VCC	put Bias Supply for IC. The IC's logic and analog circuitry are powered from this pin.			
16	AGND	Analog Ground . The signal ground for the IC. All internal control voltages are referred to this pin. Tie this pin to the ground island/plane through the lowest impedance connection.			
17	ILIM	urrent Limit . A resistor (R_{ILIM}) from this pin to AGND can be used to program the current-nit trip threshold lower than the default setting.			
18	R(T)	scillator Frequency . A resistor (R_T) from this pin to AGND sets the PWM switching equency.			
19	FB	Output Voltage Feedback. Connect through a resistor divider to the output voltage.			
20	COMP	Compensation. Error amplifier output. Connect the external compensation network petween this pin and FB.			
24	PWM#	Power Save Mode / Forced PWM . Connect to V _{CC} to enable light-load, power-saving mode of operation. Connect to GND or leave open for fixed-frequency PWM mode.			
25	RAMP	Ramp Amplitude. A resistor (R _{RAMP}) connected from this pin to VIN sets the ramp amplitude and provides voltage feedforward functionality.			

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Parameter	Conditions	Min.	Max.	Unit
VIN to PGND			28	V
VCC to AGND	AGND = PGND		6	V
BOOT to PGND			35	V
BOOT to SW		-0.3	6.0	V
SW to PGND	Transient (t < 20ns, F ≤ 600KHz)	-5	30	V
All other pins		-0.3	V _{CC} +0.3	V
ESD	Human Body Model, JESD22-A114	2.0		kV
E2D	Charged Device Model, JESD22-C101	2.0		l KV

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V _{CC}	Bias Voltage	VCC to AGND	4.5	5.0	5.5	V
V_{IN}	Supply Voltage	VIN to PGND	3		24	V
т	Ambient Temperature	FAN2103M	-10		+85	°C
T _A Ambient Temperature		FAN2103EM	-40		+85	°C
TJ	T _J Junction Temperature				+125	°C

Thermal Information

Symbol	Parameter		Min.	Тур.	Max.	Unit
T _{STG}	Storage Temperature		-65		+150	°C
TL	Lead Soldering Temperature, 10 Seconds				+300	°C
T _{VP}	Vapor Phase, 60 Seconds				+215	°C
Tı	Infrared, 15 Seconds				+220	°C
		P1 (Q2)		4		°C/W
$\theta_{\sf JC}$	Thermal Resistance: Junction-to-Case	P2 (Q1)		7		°C/W
	P3			4		°C/W
Өл-РСВ	Thermal Resistance: Junction-to-Mounting Surface			35 ⁽¹⁾		°C/W
P _D	Power Dissipation, T _A = 25°C				2.8 ⁽¹⁾	W

Note:

1. Typical thermal resistance when mounted on a four-layer, two-ounce PCB, as shown in Figure 26. Actual results are dependent on mounting method and surface related to the design.

Electrical Specifications

Recommended operating conditions are the result of using the circuit shown in Figure 1 unless otherwise noted.

Parameter	Conditions	Min.	Тур.	Max.	Unit
Power Supplies				•	•
	SW = Open, FB = 0.7V, V_{CC} = 5V, F_{SW} = 600KHz		8	12	mA
V _{CC} Current	Shutdown: EN = 0, V _{CC} = 5V		7	10	μA
	Power Saving Mode, V _{CC} = 5V, F _{MIN}		2.2	4.5	mA
V _{CC} UVLO Threshold	Rising V _{CC}	4.1	4.3	4.5	V
VCC OVEO THESHOID	Hysteresis		300		mV
Power Output Section					
N-Channel (Q1) R _{DS(ON)}	V - FV 25°C		31	35	mΩ
N-Channel (Q2) R _{DS(ON)}	V _{CC} = 5V, 25°C		23	25	mΩ
Oscillator			•		•
	$R_T = 50K\Omega$	255	300	345	KHz
Frequency	$R_T = 24K\Omega$	540	600	660	KHz
Minimum On-Time ⁽²⁾			50	65	ns
Ramp Amplitude, pk–pk	$16V_{IN}$, $1.8V_{OUT}$, $R_T = 30KΩ$, $R_{RAMP} = 200KΩ$		0.53		V
Minimum Off-Time ⁽²⁾			100	150	ns
Reference					
	FAN2103M, 25°C	794	800	806	mV
Reference Voltage (V _{FB})	FAN2103EM, 25°C	795	800	805	mV
FAN2103M,	Temp. Coefficient (-10 to +85°C)		50		PPM
FAN2103EM	Temp. Coefficient (-40 to +85°C)		70		PPM
Error Amplifier		1		•	
DC Gain ⁽²⁾		80	85		dB
Gain Bandwidth Product ⁽²⁾	V _{CC} = 5V	12	15		MHz
Output Voltage (V _{COMP})		0.4		3.2	V
Output Current, Sourcing	V _{CC} = 5V, V _{COMP} = 2.2V	1.5	2.2		mA
Output Current, Sinking	V _{CC} = 5V, V _{COMP} = 1.2V	0.8	1.2		mA
FB Bias Current	V _{FB} = 0.8V, 25°C	-850	-650	-450	nA
Protection and Shutdown					
Current Limit	R _{ILIM} open	3.8	5.0	7.0	Α
I _{LIM} Current	25°C, V _{CC} = 5V	9	10	11	μΑ
Over-Temperature Shutdown	Internal Temperature		160		°C
Over-Temperature Hysteresis	Internal Temperature		30		°C
Over-Voltage Threshold	2 Consecutive Clock Cycles	110	115	120	%V _{OUT}
Under-Voltage Shutdown	16 Consecutive Clock Cycles	68	73	78	%V _{OUT}
Fault Discharge Threshold	Measured at FB Pin		250		mV
Fault Discharge Hysteresis	Measured at FB Pin (V _{FB} ~500mV)		250		mV

Note:


2. Specifications guaranteed by design and characterization; not production tested.

Electrical Specifications (Continued)

Recommended operating conditions are the result of using the circuit shown in Figure 1 unless otherwise noted.

Parameter	Conditions	Min.	Тур.	Max.	Unit
Soft-Start	•				
V _{OUT} to Regulation (T _{0.8})	egulation (T _{0.8})		5.3		ms
Fault Enable/SSOK (T _{1.0})	Frequency = 600KHz		6.7		ms
Control Functions					
EN Threshold, Rising			1.35	2.00	V
EN Hysteresis			250		mV
EN Pull-up Resistance			800		ΚΩ
EN Discharge Current	Auto-restart Mode		1		μΑ
FB OK Drive Resistance				800	Ω
PGOOD Threshold	FB < V _{REF}	-14	-11	-8	%V _{FB}
PGOOD Threshold	FB > V _{REF}	107	110	113	%V _{FB}
PGOOD Output Low	I _{OUT} ≤ 2mA			0.4	V
PGOOD Output High	V _{PGOOD} = 5V			1	μA
PWM# Threshold			0.6	0.8	V
PWM# Input Current V _{PWM#} = 0.4V			1.0	1.2	μA


Typical Characteristics



1.20 1.10 1.00 0.90 0.80 -50 0 50 100 150 Temperature (°C)

Figure 4. Reference Voltage (V_{FB}) vs. Temperature, **Normalized**

Figure 5. Reference Bias Current (IFB) vs. Temperature, Normalized







Figure 6. Frequency vs. R_T

Frequency vs. Temperature, Normalized






Figure 8. R_{DS} vs. Temperature, Normalized $(V_{CC} = V_{GS} = 5V)$

ILIM Current (I_{ILIM}) vs. Temperature, Figure 9. **Normalized**

Application Circuit




Figure 10. Application Circuit: 1.8 Vout, 500KHz

Typical Performance Characteristics

Typical operating characteristics using the circuit shown in Figure 10. V_{IN}=16V, V_{CC}=5V, unless otherwise specified.




Figure 11. 1.8 V_{OUT} Efficiency Over V_{IN} vs. Load




Figure 12. 1.8 V_{OUT} Dissipation Over V_{IN} vs. Load




Figure 13. 1.8 V_{OUT} Regulation vs. Load





Figure 14. 3.3 V_{OUT} Efficiency vs. Load (Circuit Values Changed)



Circuit Description

Initialization

Once V_{CC} exceeds the UVLO threshold and EN is HIGH, the IC checks for an open or shorted FB pin before releasing the internal soft-start ramp (SS).

If R1 is open, the error amplifier output (COMP) is forced LOW and no pulses are generated. After the SS ramp times out (T1.0), an under-voltage latched fault occurs.

If the parallel combination of R1 and R_{BIAS} is \leq 1K Ω , the internal SS ramp is not released and the regulator does not start.

Soft-Start

Once SS has charged to 0.8V (T0.8), the output voltage is in regulation. Until SS reaches 1.0V (T1.0), the "Fault Latch" and power-saving mode operations are inhibited.

To avoid skipping the soft-start cycle, it is necessary to apply V_{IN} before V_{CC} reaches its UVLO threshold.

Soft-start time is a function of oscillator frequency.




Figure 21. Soft-Start Timing Diagram

The regulator does not allow the low-side MOSFET to operate in full synchronous rectification mode until SS reaches 95% of V_{REF} (~0.76V). This helps the regulator start against pre-biased outputs and ensures that inductor current does not "ratchet" up during the soft-start cycle.

 $\mbox{V}_{\mbox{\footnotesize CC}}$ UVLO or toggling the EN pin discharges the SS and resets the IC.

Bias Supply

The FAN2103 requires a 5V supply rail to bias the IC and provide gate-drive energy and controller power. Connect a $\geq \! 1.0 \mu f$ X5R or X7R decoupling capacitor between VCC and PGND. Whenever EN pin is pulled up to V_{CC}, the 5V supply connected to V_{CC} should be turned ON after V_{IN} comes up. If the power supply is turned ON using EN pin with an external control after V_{CC} and V_{IN} come up, the V_{CC} and V_{IN} power sequencing is not relevant.

Since V_{CC} is used to drive the internal MOSFET gates, supply current is frequency and voltage dependent. Approximate V_{CC} current (I_{CC}) can be calculated using:

$$I_{CC(mA)} = 4.58 + \left[\left(\frac{V_{CC} - 5}{227} + 0.013 \right) \bullet (F - 128) \right]$$
 (1)

where frequency (F) is expressed in KHz.

Setting the Output Voltage

The output voltage of the regulator can be set from 0.8V to \sim 90% of V_{IN} by an external resistor divider (R1 and R_{BIAS} in Figure 1).

The internal reference is 0.8V with 650nA, sourced from the FB pin to ensure that if the pin is open, the regulator does not start.

The external resistor divider is calculated using:

$$\frac{0.8V}{R_{BIAS}} = \frac{V_{OUT} - 0.8V}{R1} + 650nA$$
 (2)

Connect R_{BIAS} between FB and AGND.

To minimize noise on the FB node, the values of R1 and R_{BIAS} should be selected to provide a minimum parallel impedance of $1K\Omega$.

Setting the Frequency

Oscillator frequency is determined by an external resistor, R_T connected between the R(T) pin and AGND:

$$\mathsf{F}_{(\mathsf{KHz})} = \frac{10^6}{(65 \bullet \mathsf{R}_\mathsf{T}) + 135} \tag{3}$$

where R_T is expressed in $K\Omega$.

$$R_{T(K\Omega)} = \frac{(10^6 / F) - 135}{65} \tag{4}$$

where frequency (F) is expressed in KHz.

The regulator does not start if R_T is left open.

Calculating the Inductor Value

Typically the inductor is set for a ripple current (ΔI_L) of 10% to 35% of the maximum DC load. Regulators requiring fast transient response use a value on the high side of this range, while regulators that require very low output ripple and/or use high-ESR capacitors restrict allowable ripple current:

$$\Delta IL = \frac{V_{OUT} \bullet (1-D)}{L \bullet F}$$
 (5)

where F is the oscillator frequency, and

$$L = \frac{V_{OUT} \bullet (1-D)}{\Delta IL \bullet F}$$
 (6)

The selection of inductor influences the entry into power-saving mode. Consider minimum and maximum load conditions before inductor selection.

Setting the Ramp Resistor Value

The internal ramp voltage excursion (ΔV_{RAMP}) during t_{ON} should be set to 0.6V. R_{RAMP} is approximately:

$$R_{RAMP(K\Omega)} = \frac{(V_{IN} - 1.8) \bullet V_{OUT}}{18x10^{-6} \bullet V_{IN} \bullet F} - 2$$
 (7)

where frequency (F) is expressed in KHz.

Setting the Current Limit

There are two levels of current limit thresholds in FAN2103. The first level of protection is through an internal default limit set at the factory to limit output current beyond normal usage levels. The second level of protection is a flexible one to be set externally by the user. Current limit protection is enabled whenever the lower of the two thresholds is reached. The FAN2103 uses its internal low-side MOSFET as the current-sensing element. The current-limit threshold voltage (VILIM) is compared to the voltage drop across the low-side MOSFET, sampled at the end of each PWM off-time/cycle. The internal default threshold (with ILIM open) is temperature compensated.

The $10\mu A$ current sourced from the ILIM pin can be used to establish a lower, temperature–dependent, current-limit threshold by connecting an external resistor (R_{ILIM}) to AGND:

$$R_{ILIM(K\Omega)} = 10.4 \bullet K_{T} \bullet (I_{OUT} - \frac{\Delta IL}{2}) + 142.5$$
 (8)

where:

 I_{OUT} = desired current limit set point in Amps, K_T = the normalized temperature coefficient of the low-side MOSFET (Q2) from Figure 8.

After 16 consecutive, pulse-by-pulse, current-limit cycles, the fault latch is set and the regulator shuts down. Cycling $V_{\rm CC}$ or EN restores operation after a normal soft-start cycle (refer to Auto-Restart section).

The over-current protection fault latch is active during the soft-start cycle. Use a 1% resistor for $R_{\text{ILIM.}}$

Loop Compensation

The loop is compensated using a feedback network around the error amplifier. Figure 22 shows a complete Type-3 compensation network. Type-2 compensation eliminates R3 and C3.




Figure 22. Compensation Network

Because the FAN2103 employs summing current-mode architecture, Type-2 compensation can be used for many applications. For applications that require wide loop bandwidth and/or use very low-ESR output capacitors, Type-3 compensation may be required.

 R_{RAMP} provides feedforward compensation for changes in $V_{\text{IN}}.$ With a fixed R_{RAMP} value, the modulator gain increases as V_{IN} is reduced, which could make it difficult to compensate the loop. For designs with low input voltages (3V to 6.5V), it is recommended that separate R_{RAMP} and the compensation component values are used as compared to designs with V_{IN} between 6.5V and 24V.

Protection

The converter output is monitored and protected against extreme overload, short-circuit, over-voltage, and under-voltage conditions.

An internal "Fault Latch" is set for any fault intended to shut down the IC. When the fault latch is set, the IC discharges V_{OUT} by enhancing the low-side MOSFET until FB<0.25V. The MOSFET is not turned on again unless FB>0.5V. This behavior discharges the output without causing undershoot (negative output voltage).




Figure 23. Latched Fault Response

Under-Voltage Shutdown

If FB remains below the under-voltage threshold for 16 consecutive clock cycles, the fault latch is set and the converter shuts down. This fault is prevented from setting the fault latch during soft-start.

Over-Voltage Protection / Shutdown

If FB exceeds 115% ${}^{\bullet}$ V_{REF} for two consecutive clock cycles, the fault latch is set and shutdown occurs.

A shorted high-side MOSFET condition is detected when SW voltage exceeds ~0.7V while the low-side MOSFET is fully enhanced. The fault latch is set immediately upon detection.

These two fault conditions are allowed to set the fault latch at any time, including during soft-start.

Auto-Restart

After a fault, EN is discharged with $1\mu A$ to a 1.1V threshold before the $800 K\Omega$ pull-up is restored. A new soft-start cycle begins when EN charges above 1.35V.

Depending on the external circuit, the FAN2103 can be provisioned to remain latched-off or automatically restart after a fault.

Table 1. Fault / Restart Provisioning

EN pin	Controller / Restart State		
Pull to GND	OFF (disabled)		
V _{CC}	No restart – latched OFF		
Open	Immediate restart after fault		
Can to CND	New soft-start cycle after:		
Cap to GND	t_{DELAY} (msec) = 3.9 • C(nf)		

With EN left open, restart is immediate.

If auto-restart is not desired, tie the EN pin to the VCC pin or drive it with a logic gate to keep the $1\mu A$ current sink from discharging EN to 1.1V.




Figure 24. Fault Latch with Delayed Auto-Restart

Over-Temperature Protection

FAN2103 incorporates an over-temperature protection circuit that sets the fault latch when a die temperature of about 160°C is reached. The IC is allowed to restart when the die temperature falls below 130°C.

Power Good (PGOOD) Signal

PGOOD is an open-drain output that asserts LOW when V_{OUT} is out of regulation, as measured at the FB pin (thresholds are specified in the Electrical Specifications section). PGOOD does not assert HIGH until the fault latch is enabled (T1.0).

Power-Saving Mode

The FAN2103 maintains high efficiency at light load by changing to a discontinuous, constant peak current, power-saving mode (PSM).

The transition to power-saving mode occurs when the load is $\leq \Delta I_L/2$ for eight consecutive clock cycles.

In power-saving mode, a constant-peak inductor current (ΔI_{LPSM}) is generated each on-cycle. ΔI_{LPSM} is nominally 85% larger than PWM-mode inductor ripple (ΔI_L).

During power-saving mode, the output is regulated to a slightly higher value than its set point, since the current pulse is triggered when FB crosses V_{REF} .

The IC is prevented from switching in the audible band. If the FB pin has not dropped to V_{REF} within 40µs of the last pulse, the IC sinks current through the inductor to initiate a new cycle.

Transition back to PWM mode is achieved when a load transient causes the output voltage to drop 1.5% below its regulation point.




Figure 25. Power-Saving Mode Regulation (Using Figure 10 Circuit)

Power-saving mode operation can be disabled by connecting the PWM# pin to AGND, allowing only PWM operation. The PWM# pin has a 1μ A pull-down. If <0.6V is detected, power-saving mode operation is disabled.

PCB Layout




Figure 26. Recommended PCB Layout

Physical Dimensions




Figure 27. 5x6mm Molded Leadless Package (MLP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks

ACEx® Build it Now™ CorePLUS™ CROSSVOLT™ CTL TM

Current Transfer Logic™ EcoSPARK[®]

EZSWITCH™ *

Fairchild[®]

Fairchild Semiconductor® FACT_Quiet Series™

FACT® FAST® FastvCore™ FlashWriter®

FPS™ FRFET®

Global Power Resources Green FPS™

Green FPS™e-Series™ GTO™

I-Lo™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™

MicroPak™ MillerDrive™ Motion-SPM™ OPTOLOGIC[®] OPTOPLANAR® PDP-SPM™ Power220® Power247® POWEREDGE® Power-SPM™

PowerTrench® Programmable Active Droop™ QFET'

QSTM

QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART STÄRT™ SPM®

STEALTH TM SuperFET™ SuperSOT™3 SuperSOT™6 SuperSOT™-8 TinyWire™ μSerDes™ UHC[®] Ultra FRFET™ UniFET™ **VCXTM**

SyncFET™. SYSTEM® GENERAL

p wer franchise

TinyBoost™

TinyBuck™

TinyLogic[®]

TINYOPTO™

TinvPower™

TinyPWM™

The Power Franchise®

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.		

Rev. 132

^{*} EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.