FAIRCHILD

SEMICONDUCTOR

CD4094BC 8-Bit Shift Register/Latch with 3-STATE Outputs

General Description

The CD4094BC consists of an 8-bit shift register and a 3-STATE 8-bit latch. Data is shifted serially through the shift register on the positive transition of the clock. The output of the last stage (Q_S) can be used to cascade several devices. Data on the Q_S output is transferred to a second output, Q'_S , on the following negative clock edge.

The output of each stage of the shift register feeds a latch, which latches data on the negative edge of the STROBE input. When STROBE is HIGH, data propagates through the latch to 3-STATE output gates. These gates are enabled when OUTPUT ENABLE is taken HIGH.

Features

■ Wide supply voltage range: 3.0V to 18V

October 1987


Revised April 2002

- High noise immunity: 0.45 V_{DD} (typ.)
- Low power TTL compatibility:
- Fan out of 2 driving 74L or 1 driving 74LS ■ 3-STATE outputs

Ordering Code:

Order Number	Package Number	Package Description
CD4094BCWM	M16B	16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
CD4094BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.

Connection Diagram




Truth Table

Clock	Output Strobe Data Parallel Outputs		Outputs	Serial Outputs			
	Enable			Q1	Q _N	Q _S (Note 1)	$\mathbf{Q'}_{\Sigma}$
~	0	Х	Х	Hi-Z	Hi-Z	Q7	No Change
~	0	Х	Х	Hi-Z	Hi-Z	No Change	Q7
\ _	1	0	Х	No Change	No Change	Q7	No Change
\ \	1	1	0	0	Q _N -1	Q7	No Change
~	1	1	1	1	Q _N -1	Q7	No Change
\sim	1	1	1	No Change	No Change	No Change	Q7

X = Don't Care

∠ = LOW-to-HIGH

Note 1: At the positive clock edge, information in the 7th shift register stage is transferred to Q8 and Q_S.



Absolute Maximum Ratings(Note 2) (Note 3)

(Note 3)	
Supply Voltage (V _{DD})	-0.5 to +18 V_{DC}
Input Voltage (V _{IN})	–0.5 to V_DD +0.5 V_DC
Storage Temperature Range (T _S)	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P _D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C

DC Electrical Characteristics (Note 3)

Recommended Operating Conditions (Note 3)

DC Supply Voltage (V_{DD})

Input Voltage (V_{IN})

+3.0 to +15 V_{DC} 0 to V_{DD} V_{DC} CD4094BC

safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.


Note 3: $V_{SS} = 0V$ unless otherwise specified.

55°C +25°C +125°C Conditions Units Symbol Parameter Min Max Min Max Min Тур Max $V_{DD} = 5.0V$ I_{DD} Quiescent 5.0 5.0 150 Device Current $V_{DD} = 10V$ 10 10 300 μΑ V_{DD} = 15V 20 20 600 VOL LOW Level $V_{DD} = 5.0V$ 0.05 0 0.05 0.05 V Output Voltage $V_{DD} = 10V$ $|I_0| \le 1.0 \ \mu A$ 0.05 0 0.05 0.05 $V_{DD} = 15V$ 0.05 0 0.05 0.05 HIGH Level $V_{DD} = 5.0V$ 4.95 VOH 4.95 5.0 4.95 Output Voltage $V_{DD} = 10V$ $|I_0| \le 1 \ \mu A$ 9.95 9.95 10.0 9.95 v $V_{DD} = 15V$ 14.95 14.95 15.0 14.95 V_{IL} LOW Level $V_{DD}\,{=}\,5.0$ V, $V_{O}\,{=}\,0.5$ V or 4.5 V 1.5 1.5 1.5 V Input Voltage $V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$ 3.0 3.0 3.0 $V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$ 4.0 4.0 4.0 $V_{DD} = 5.0V, V_O = 0.5V \text{ or } 4.5V$ V_{IH} HIGH Level 3.5 3.5 3.5 $V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$ 7.0 7.0 7.0 V Input Voltage $V_{DD} = 15$ V, $V_{O} = 1.5$ V or 13.5V 11.0 11.0 11.0 LOW Level $V_{DD} = 5.0V, V_{O} = 0.4V$ I_{OL} 0.64 0.51 0.88 0.36 Output Current $V_{DD} = 10V, V_{O} = 0.5V$ 1.6 1.3 2.25 0.9 mA (Note 4) $V_{DD} = 15V, V_{O} = 1.5V$ 4.2 3.4 8.8 2.4 -0.64 HIGH Level $V_{DD} = 5.0V, V_O = 4.6V$ -0.51 -0.36 IOH 0.88 V_{DD} = 10V, V_O = 9.5V Output Current -1.6 -1.3 2.25 -0.9 mΑ (Note 4) $V_{DD} = 15V, V_{O} = 13.5V$ -4.2 -3.4 8.8 -2.4 Input Current $V_{DD} = 15V, V_{IN} = 0V$ IIN -0.1 -0.1 -1.0 μΑ $V_{DD}=15V,\ V_{IN}=15V$ 0.1 0.1 1.0 3-STATE Output $V_{DD} = 15V$, $V_{IN} = 0V$ or 15V0.3 +0.3I_{OZ} +9μΑ Leakage Current


Note 4: I_{OH} and I_{OL} are tested one output at a time.


www.fairchildsemi.com

pagation Delay k to Q_S pagation Delay k to Q'_{Σ} pagation Delay Clock arallel Out pagation Delay Strobe	$V_{DD} = 5.0V \\ V_{DD} = 10V \\ V_{DD} = 15V \\ V_{DD} = 5.0V \\ V_{DD} = 10V \\ V_{DD} = 10V \\ V_{DD} = 15V \\ V_{DD} = 5.0V \\ V_{DD} = 10V \\ V$		300 125 95 230 110 75	600 250 190 460 220	r
pagation Delay k to Q'_{Σ} bagation Delay Clock arallel Out	$V_{DD} = 15V \\ V_{DD} = 5.0V \\ V_{DD} = 10V \\ V_{DD} = 15V \\ V_{DD} = 5.0V$		95 230 110	190 460 220	
k to Q'_{Σ} pagation Delay Clock arallel Out	$V_{DD} = 5.0V$ $V_{DD} = 10V$ $V_{DD} = 15V$ $V_{DD} = 5.0V$		230 110	460 220	r
k to Q'_{Σ} pagation Delay Clock arallel Out	$V_{DD} = 10V$ $V_{DD} = 15V$ $V_{DD} = 5.0V$		110	220	r
agation Delay Clock arallel Out	$V_{DD} = 15V$ $V_{DD} = 5.0V$				r
arallel Out	$V_{DD} = 5.0V$		75		
arallel Out				150	
	$V_{DD} = 10V$	1	420	840	
agation Delay Strobe			195	390	r
pagation Delay Strobe	$V_{DD} = 15V$		135	270	
	$V_{DD} = 5.0V$		290	580	
arallel Out	$V_{DD} = 10V$		145	290	r
	V _{DD} = 15V		100	200	
pagation Delay HIGH	$V_{DD} = 5.0V$		140	280	
el to HIGH Impedance	$V_{DD} = 10V$		75	150	r
o y					
el to HIGH Impedance					r
o y					
edance to HIGH Level	= =				r
• •					
edance to LOW Level	= =				r
1,1 mpr					
isition lime					
	= =				r
		80		80	
•					Ι.
					r
imum Clock Rise			10	-	
					n
	= =				
mum Clock			100		
					r
mum Strobe		200	100		
e Width	$V_{DD} = 10V$	80	40		r
	55	70	35		1
imum Clock Frequency	V _{DD} = 5.0V	1.5	3.0		1
		3.0	6.0		М
	$V_{DD} = 15V$	4.0	8.0		1
t Capacitance	Any Input		5.0	7.5	þ
	e Width imum Clock Frequency t Capacitance	all to HIGH Impedance $V_{DD} = 10V$ $V_{DD} = 15V$ bagation Delay HIGH $V_{DD} = 5.0V$ $V_{DD} = 15V$ bagation Delay HIGH $V_{DD} = 5.0V$ $V_{DD} = 15V$ bagation Delay HIGH $V_{DD} = 5.0V$ $V_{DD} = 15V$ bagation Delay HIGH $V_{DD} = 5.0V$ $V_{DD} = 10V$ $V_{DD} = 10V$ $V_{DD} = 15V$ $V_{DD} = 10V$ badance to LOW Level $V_{DD} = 5.0V$ $V_{DD} = 15V$ $V_{DD} = 10V$ $V_{DD} = 15V$ $V_{DD} = 10V$ $V_{DD} = 15V$ $V_{DD} = 15V$ imum Clock Rise $V_{DD} = 5.0V$ Fall Time $V_{DD} = 5.0V$ $V_{DD} = 15V$ $V_{DD} = 15V$ mum Strobe $V_{DD} = 5.0V$ e Width $V_{DD} = 15V$ mum Clock Frequency $V_{DD} = 5.0V$ $V_{DD} = 15V$ $V_{DD} = 15V$	lagation Delay LOW $V_{DD} = 5.0V$ al to HIGH Impedance $V_{DD} = 10V$ $V_{DD} = 15V$ vagation Delay HIGH $V_{DD} = 5.0V$ edance to HIGH Level $V_{DD} = 10V$ $V_{DD} = 15V$ vagation Delay HIGH $V_{DD} = 5.0V$ vagation Delay HIGH $V_{DD} = 5.0V$ vagation Delay HIGH $V_{DD} = 5.0V$ vadance to LOW Level $V_{DD} = 10V$ $V_{DD} = 15V$ $V_{DD} = 10V$ value $V_{DD} = 5.0V$ value $V_{DD} = 5.0V$ value $V_{DD} = 15V$ Sition Time $V_{DD} = 5.0V$ $V_{DD} = 15V$ 20up Time $V_{DD} = 5.0V$ $V_{DD} = 15V$ 20imum Clock Rise $V_{DD} = 10V$ $V_{DD} = 15V$ 1mum Clock $V_{DD} = 10V$ $V_{DD} = 15V$ 83mum Strobe $V_{DD} = 5.0V$ e Width $V_{DD} = 10V$ $V_{DD} = 15V$ 70imum Clock Frequency $V_{DD} = 5.0V$ $V_{DD} = 15V$ 3.0 $V_{DD} = 15V$ 4.0	hagation Delay LOW $V_{DD} = 5.0V$ 140 al to HIGH Impedance $V_{DD} = 10V$ 75 $V_{DD} = 15V$ 55 bagation Delay HIGH $V_{DD} = 5.0V$ 140 edance to HIGH Level $V_{DD} = 10V$ 75 $V_{DD} = 15V$ 55 agation Delay HIGH $V_{DD} = 5.0V$ 140 edance to LOW Level $V_{DD} = 5.0V$ 140 vdotact to LOW Level $V_{DD} = 10V$ 75 $V_{DD} = 15V$ 55 55 sition Time $V_{DD} = 5.0V$ 100 $V_{DD} = 10V$ $V_{DD} = 10V$ 50 $V_{DD} = 15V$ 40 20 $V_{DD} = 15V$ 20 10 up Time $V_{DD} = 5.0V$ 80 40 $v_{DD} = 15V$ 1 1 1 mum Clock Rise $V_{DD} = 5.0V$ 1 1 $W_{DD} = 15V$ 1 1 100 $w_{DD} = 15V$ 1 1 100 mum Clock $V_{DD} = 5.0V$ 200	hagation Delay LOW $V_{DD} = 5.0V$ 140 280 bit to HIGH Impedance $V_{DD} = 10V$ 75 150 vagation Delay HIGH $V_{DD} = 5.0V$ 140 280 vdance to HIGH Level $V_{DD} = 10V$ 75 150 vdance to HIGH Level $V_{DD} = 10V$ 75 150 vdance to LOW Level $V_{DD} = 5.0V$ 140 280 vdance to LOW Level $V_{DD} = 5.0V$ 140 280 vdance to LOW Level $V_{DD} = 5.0V$ 75 150 vDD = 15V 55 110 200 vDD = 10V 50 100 200 vDD = 15V 40 80 40 80 Up Time $V_{DD} = 5.0V$ 80 40 80 uto Clock $V_{DD} = 10V$ 40 20 100 20 mum Clock Rise $V_{DD} = 5.0V$ 1 100 200 100 20 100 20 100 20 100 20 100 20 10 20 10 20 10 20 10 20 <td< td=""></td<>



www.fairchildsemi.com





7

www.fairchildsemi.com