



## 27F256 256K (32K x 8) CMOS FLASH MEMORY

- Flash Electrical Chip-Erase
  - 1 Second Typical Chip-Erase
- Quick-Pulse Programming™
  - 100  $\mu$ s Typical Byte-Program
  - 4 Second Chip-Program
- EPROM-Compatible 12.75V  $V_{PP}$  Supply
- 100 Erase/Program Cycles Minimum
- High-Performance Speeds
  - 170 ns Maximum Access Time
- Low Power Consumption
  - 100  $\mu$ A Maximum Standby Current
- Command Register Architecture for Microprocessor/Microcontroller Compatible Write Interface
- Noise Immunity Features
  - $\pm 10\%$   $V_{CC}$  Tolerance
  - Maximum Latch-Up Immunity through EPI Processing
- ETOX™ Flash-Memory Technology
  - EPROM-Compatible Process Base
  - High-Volume Manufacturing Experience
- Compatible with JEDEC-Standard Byte-Wide EPROM Pinouts
  - 28-Pin “Windowless” Cerdip

(See Packaging Spec., Order #231369)

Intel's 27F256 CMOS flash-memory offers the most cost-effective and reliable alternative for updatable non-volatile memory. The 27F256 adds electrical chip-erase and reprogramming to familiar EPROM technology. Memory contents can be erased and reprogrammed: in a test socket; in a PROM-programmer socket; on-board during subassembly test; in-system during final test; and in-system after-sale. The 27F256 increases memory flexibility, while contributing to time- and cost-savings. The 27F256 is targeted for alterable code- or data-storage applications where EPROM ultraviolet erasure is impractical or time consuming. The 27F256 can also be applied where traditional EEPROM functionality (byte-erase) is either not required or not cost-effective.

The 27F256 is a 256-kilobit nonvolatile memory organized as 32768 bytes of 8 bits. Intel's 27F256 is offered in a 28-pin “windowless” cerdip package. Pin assignments conform to JEDEC standards for byte-wide EPROMs.

Intel's 27F256 employs advanced CMOS circuitry for systems requiring high-performance access speeds, low power consumption, and immunity to noise. Its 170 nanosecond access time provides no-WAIT-state performance for a wide range of microprocessors and microcontrollers. Maximum standby current of 100 microamps translates into power savings when the device is deselected. Finally, the highest degree of latch-up protection is achieved through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 milliamps on address and data pins, from  $-1V$  to  $V_{CC} + 1V$ .

With Intel's ETOX™ (EPROM tunnel oxide) process base, the 27F256 levers years of EPROM experience to yield the highest levels of quality, reliability, and cost-effectiveness.




Figure 1. 27F256 Block Diagram




Figure 2. Cerdip (D) Pin Configuration

## Pin Names

A <sub>0</sub> -A <sub>13</sub>	Address Inputs
DQ <sub>0</sub> -DQ <sub>7</sub>	Data Input/Output
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
A <sub>14</sub> / $\overline{\text{WE}}$	Address/Write Enable
V <sub>PP</sub>	Program/Erase Power
V <sub>CC</sub>	Device Power
V <sub>SS</sub>	Ground

Table 1. Pin Description

Symbol	Type	Name and Function
A <sub>0</sub> -A <sub>13</sub>	INPUT	<b>ADDRESS INPUTS</b> for memory addresses. Addresses are internally latched during a write cycle.
DQ <sub>0</sub> -DQ <sub>7</sub>	INPUT/ OUTPUT	<b>DATA INPUT/OUTPUT:</b> Inputs data during memory write cycles; outputs data during memory read cycles. The data pins are active high and float to tri-state OFF when the chip is deselected or the outputs are disabled. Data is internally latched during a write cycle.
$\overline{\text{CE}}$	INPUT	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders, and sense amplifiers. $\overline{\text{CE}}$ is active low; $\overline{\text{CE}}$ high deselects the memory device and reduces power consumption to standby levels.
$\overline{\text{OE}}$	INPUT	<b>OUTPUT ENABLE:</b> Gates the device's output through the data buffers during a read cycle. $\overline{\text{OE}}$ is active low.
A <sub>14</sub> / $\overline{\text{WE}}$	INPUT	<b>ADDRESS/WRITE ENABLE</b> are multiplexed to maintain EPROM pinout compatibility. With V <sub>PP</sub> high, A <sub>14</sub> / $\overline{\text{WE}}$ functions as the write control pin. With V <sub>PP</sub> low, A <sub>14</sub> / $\overline{\text{WE}}$ functions as an address input line. $\overline{\text{WE}}$ is active low. Addresses are latched on the falling edge of $\overline{\text{WE}}$ . Data is latched on the rising edge of the $\overline{\text{WE}}$ pulse. Note: With V <sub>PP</sub> = V <sub>PPL</sub> , memory contents cannot be altered.
V <sub>PP</sub>		<b>ERASE/PROGRAM POWER SUPPLY</b> for writing the command register, erasing the entire array, or programming bytes in the array.
V <sub>CC</sub>		<b>DEVICE POWER SUPPLY</b> (5V ± 10%)
V <sub>SS</sub>		<b>GROUND</b>

**APPLICATIONS**

The 27F256 flash-memory adds electrical chip-erase and reprogrammability to EPROM non-volatility and ease of use. As such, the 27F256 is ideal for storing code or data-tables in embedded control applications where periodic updates are required.

The need for code updates pervades all phases of a system's life—from prototyping to system manufacture to after-sale service. In the factory, during prototyping, revisions to control code necessitate ultraviolet erasure and reprogramming of EPROM-based prototype codes. The 27F256 replaces the 15- to 20-minute ultraviolet erasure with one-second electrical erasure. Electrical chip-erase and reprogramming occur in the same workstation or PROM-programmer socket.

Diagnostics, performed at subassembly or final assembly stages, often require the socketing of EPROMs. Socketed test codes are ultimately replaced with EPROMs containing the final program. With electrical chip-erase and reprogramming, the 27F256 is soldered to the circuit board. Test codes are programmed into the 27F256 as it resides on the circuit board. Ultimately, the final code can be downloaded to the device. The 27F256's in-circuit alterability eliminates unnecessary handling and less-reliable socketed connections, while adding greater test flexibility.

Material and labor costs associated with code changes increase at higher levels of system integration—the most costly being code updates after sale. Code "bugs", or the desire to augment system func-

tionality, prompt after-sale code updates. Field revisions to EPROM-based code require the removal of EPROM components or entire boards. The service technician performs the twenty-minute ultraviolet erasure and reprogramming on-site, or returns boards to the factory for rework. An alternate approach is to use one-time-programmable EPROMs. The service technician removes the "old" devices and replaces them with updated versions. The used components are discarded.

Designing with the in-circuit alterable 27F256 eliminates socketed memories, reduces overall material costs, and drastically cuts the labor costs associated with code updates. With the 27F256, code updates are implemented locally via an edge-connector, or remotely over a serial communication link.

A high degree of on-chip feature integration simplifies memory-to-processor interfacing. Figure 3 illustrates the interface between the MCS-51 microcontroller and one 27F256 flash-memory in a minimum chip-count system. Figure 4 depicts two 27F256s tied to the 80C186 system bus. In both instances, the 27F256's architecture minimizes interface circuitry needed for complete in-circuit updates of memory contents.

With cost-effective electrical erasure and reprogramming, the 27F256 fills the functionality gap between traditional EPROMs and EEPROMs. EPROM-compatible specifications, straightforward interfacing, and in-circuit alterability allows designers to easily augment memory flexibility and satisfy the need for updatable-code-storage in today's designs.




Figure 3. 27F256 In an MCS-51 System

290157-3

71

[REDACTED]

[REDACTED]

[REDACTED]

71

[REDACTED]

[REDACTED]

Table 2. 27F256 Bus Operations

Operation		Pins						A14/ WE	DQ <sub>0</sub> -DQ <sub>7</sub>
		V <sub>PP</sub> (1)	A <sub>0</sub>	A <sub>9</sub>	$\overline{\text{CE}}$	$\overline{\text{OE}}$	A14/ WE		
READ-ONLY	Read	V <sub>PPL</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IL</sub>	A <sub>14</sub>	Data Out	
	Output Disable	V <sub>PPL</sub>	X	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Tri-state	
	Standby	V <sub>PPL</sub>	X	X	V <sub>IH</sub>	X	X	Tri-state	
	intelligent ID™ Manufacturer (2)	V <sub>PPL</sub>	V <sub>IL</sub>	V <sub>ID</sub> (3)	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Data = 89H	
	intelligent ID™ Device (2)	V <sub>PPL</sub>	V <sub>IH</sub>	V <sub>ID</sub> (3)	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Data = 91H	
READ/ WRITE	Read	V <sub>PPH</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out (4)	
	Output Disable	V <sub>PPH</sub>	X	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Tri-state	
	Standby (5)	V <sub>PPH</sub>	X	X	V <sub>IH</sub>	X	X	Tri-state	
	Write	V <sub>PPH</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Data In (6)	

**NOTES:**

1. V<sub>PPL</sub> may be ground, a no-connect with a resistor tied to ground, or  $\leq V_{CC} + 2.0V$ . V<sub>PPH</sub> is the programming voltage specified for the device. Refer to D.C. Characteristics. When V<sub>PP</sub> = V<sub>PPL</sub>, memory contents can be read but not written or erased.
2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 3.
3.  $11.5V \leq V_{ID} \leq 13.0V$ .
4. Read operations with V<sub>PP</sub> = V<sub>PPH</sub> may access array data or the intelligent ID™.
5. With V<sub>PP</sub> at high voltage, the standby current equals I<sub>CC</sub> + I<sub>PP</sub> (standby).
6. Refer to Table 3 for valid Data-In during a write operation.
7. X can be V<sub>IL</sub> or V<sub>IH</sub>.

The command register is only alterable when V<sub>PP</sub> is at high voltage. Depending upon the application, the system designer may choose to make the V<sub>PP</sub> power supply switchable—available only when memory updates are desired. When high voltage is removed, the contents of the register default to the read command, making the 27F256 a read-only memory. Memory contents cannot be altered.

Write-Enable control is multiplexed with A14 to preserve compatibility with EPROM footprints. When V<sub>PP</sub> equals V<sub>PPH</sub>, A14/Write-Enable functions as the Write-Enable pin. When V<sub>PP</sub> equals V<sub>PPL</sub>, A14/Write-Enable is an address input line. The lowest order register bit contains the A14 information. In this manner, the 27F256 operates in a page-addressed fashion when V<sub>PP</sub> equals V<sub>PPH</sub>.

The system designer may choose to “hard-wire” V<sub>PP</sub>, making the high voltage supply constantly available. In this instance, all operations are performed in conjunction with the command register. The 27F256 is designed to accommodate either design practice, and to encourage optimization of the processor-memory interface.

## BUS OPERATIONS

### Read

The 27F256 has two control functions, both of which must be logically active, to obtain data at the outputs. Chip-Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output-Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data from the output pins, independent of device selection. Figure 7 illustrates read timing waveforms.

The read operation only accesses array data when V<sub>PP</sub> is low (V<sub>PPL</sub>). When V<sub>PP</sub> is high (V<sub>PPH</sub>), the read operation can be used to access array data, to output the intelligent Identifier™ codes, and to access data for program/erase verification.

### Output Disable

With Output-Enable at a logic-high level (V<sub>IH</sub>), output from the device is disabled. Output pins are placed in a high-impedance state.

## Standby

With Chip-Enable at a logic-high level, the standby operation disables most of the 27F256's circuitry and substantially reduces device power consumption. The outputs are placed in a high-impedance state, independent of the Output-Enable signal. If the 27F256 is deselected during erasure, programming, or program/erase verification, the device draws active current until the operation is terminated.

## Intelligent Identifier™

The intelligent Identifier operation outputs the manufacturer code (89H) and device code (91H). Programming equipment automatically matches the device with its proper erase and programming algorithms.

With Chip-Enable and Output-Enable at a logic low level, raising A9 to high voltage (11.5V–13.0V) activates the operation. Data read from locations 0000H and 0001H represent the manufacturer's code and the device code, respectively.

The manufacturer- and device-codes can also be read via the command register, for instances where the 27F256 is erased and reprogrammed in the target system. Following a write of 80H to the command register, a read from address location 0000H outputs the manufacturer code (89H). A read from address 0001H outputs the device code (91H).

## Write

Device erasure and programming are accomplished via the command register, when high voltage is applied to the V<sub>PP</sub> pin. The contents of the register serve as input to the internal state-machine. The state-machine outputs dictate the function of the device.

The command register itself does not occupy an addressable memory location. The register is a latch used to store the command, along with address and data information needed to execute the command. The command register is written by bringing Write-Enable to logic-low level (V<sub>IL</sub>), while Chip-Enable is low. Addresses are latched on the falling edge of Write-Enable, while data is latched on the rising edge of the Write-Enable pulse. Standard microprocessor write timings are used.

The three high-order register bits (R7, R6, R5) encode the control functions. The lowest-order register bit (R0) contains the A14 information. All other regis-

ter bits, R4 to R1, must be zero. The only exception is the reset command, when FFH is written to the register. Register bits R7–R0 correspond to data inputs D7–D0.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

## COMMAND DEFINITIONS

When low voltage is applied to the V<sub>PP</sub> pin, the contents of the command register default to 00H, enabling read-only operations. Placing high voltage on the V<sub>PP</sub> pin enables read/write operations. Device operations are selected by writing specific data patterns into the command register. Table 3 defines these 27F256 register commands.

### Read Command (Page 0/Page 1)


While V<sub>PP</sub> is high, for erasure and programming, memory contents can be accessed via the read command. When accessing array data with the read command, the A14 address information is written into bit zero (R0) of the command register. In effect, this divides the device into 16-kilobyte pages (page 0 and page 1).

The read operation (page 0) is initiated by writing 00H into the command register. Microprocessor read cycles retrieve array data from the lower 16-kilobyte page of memory. The device remains enabled for reads (page 0) until the command register contents are altered. By writing 01H to the command register, read cycles access data from the upper 16-kilobyte page (page 1) of memory.

The default contents of the register upon V<sub>PP</sub> power-up is 00H. This default value ensures that no spurious alteration of memory contents occurs during the V<sub>PP</sub> power transition. Where the V<sub>PP</sub> supply is hard-wired to the 27F256, the device powers-up and remains enabled for reads (page 0) until the command-register contents are changed. Refer to the AC Read Characteristics and Waveforms for specific timing parameters.

### Intelligent Identifier™ Command

Flash-memories are intended for use in applications where the local CPU alters memory contents. As such, manufacturer and device-codes must be accessible while the device resides in the target system. PROM programmers typically access signature codes by raising A9 to a high voltage. However, multiplexing high voltage onto address lines is not desired system-design practice.





be verified. The erase verify operation (page 0) is initiated by writing A0H into the command register. Erase verify (page 1) is started by writing A1H into the register. The address for the byte to be verified must be supplied as it is latched on the falling edge of the Write-Enable pulse. The register write terminates the erase operation with the rising edge of its Write-Enable pulse.

The 27F256 applies an internally-generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are erased.

The erase-verify command must be written to the command register prior to each byte verification to latch its address. The process continues for each byte in the 16-kilobyte page until a byte does not return FFH data, or the last address in the page is accessed. The erase-verify (page 1) command must be written to the register to cross the page boundary.

In the case where FFH data is not read, another erase operation is performed. (Refer to Set-up Erase/Erase). Verification then resumes from the address of the last-verified byte. Once all bytes in the array have been verified, the erase step is complete. The device can be programmed. At this point, the verify operation is terminated by writing a valid command (e.g. Program Set-up) to the command register. Figure 6, the Flash-Erase™ Algorithm illustrates how commands and bus operations are combined to perform electrical erasure of the 27F256. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

### Set-up Program/Program Commands (Page 0/Page 1)

Set-up program is a command-only operation that stages the device for byte programming. Writing 40H (page 0) or 41H (page 1) into the command register performs the set-up operation. The register write latches the A14 information into bit zero (R0) of the register to select the desired 16-kilobyte page.

Once the program set-up operation is performed, the next Write-Enable pulse causes a transition to an active programming operation. Addresses are internally latched on the falling edge of the Write-Enable pulse. Data is internally latched on the rising edge of the Write-Enable pulse. The rising edge of Write-Enable also begins the programming operation. The programming operation terminates with the next rising edge of Write-Enable, used to write the program-verify command. Refer to AC Programming Characteristics and Waveforms for specific timing parameters.

### Program-Verify Command (Page 0/Page 1)

The 27F256 is programmed on a byte-by-byte basis. Byte programming may occur sequentially or at random. Following each programming operation, the byte just programmed must be verified.

The program-verify operation (page 0) is initiated by writing C0H into the command register. Program verify (page 1) is entered by writing C1H into the register. Bit zero (R0) of the register represents A14, selecting one of the two 16-kilobyte pages. The register write terminates the programming operation with the rising edge of its Write-Enable pulse. The program-verify operation stages the device for verification of the byte last programmed. No new address information is latched.


The 27F256 applies an internally-generated margin voltage to the byte. A microprocessor read cycle outputs the data. A successful comparison between the programmed byte and true data means that the byte is successfully programmed. Programming then proceeds to the next desired byte location. Figure 5, the 27F256 Quick-Pulse Programming™ Algorithm, illustrates how commands are combined with bus operations to perform byte programming. Refer to AC Programming Characteristics and Waveforms for specific timing parameters.

### Reset Command

A reset command is provided as a means to safely abort the erase- or program-command sequences. Following either set-up command (erase or program) with two consecutive writes of FFH will safely abort the operation. Memory contents will not be altered. A valid command must then be written to place the device in the desired state.

### QUICK-PULSE PROGRAMMING™ ALGORITHM

The Quick-Pulse Programming™ algorithm uses programming operations of 100 microsecond duration. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The algorithm allows for up to 25 programming operations per byte, although most bytes verify on the first or second operation. The entire sequence of programming and byte verification is performed with  $V_{PP}$  at high voltage. Figure 5 illustrates the Quick-Pulse Programming algorithm.



Bus Operation	Command	Comments
Standby		Wait for V <sub>pp</sub> Ramp to V <sub>ppH</sub> (1)
		Initialize Pulse-Count
Write	Set-up Program	Data = 40H/41H
Write	Program	Valid Address/Data
Standby		Duration of Program Operation (t <sub>WHWH1</sub> )
Write	Program Verify(2)	Data = C0H/C1H; Stops Program Operation
Standby		t <sub>WHGL</sub>
Read		Read Byte to Verify Programming
Standby		Compare Data Output to Data Expected
Write	Read	Data = 00H, Resets the Register for Read Operations
Standby		Wait for V <sub>pp</sub> Ramp to V <sub>ppL</sub> (1)

**NOTES:**  
 1. See D.C. Characteristics for value of V<sub>ppH</sub>. The V<sub>pp</sub> power supply can be hard-wired to the device or switchable. When V<sub>pp</sub> is switched, V<sub>ppL</sub> may be ground, no-connect with a resistor tied to ground, or less than V<sub>CC</sub> + 2.0V. Refer to Principles of Operation.  
 2. Program Verify is only performed after byte programming. A final read/compare may be performed (optional) after the register is written with the Read command.

290157-5

Figure 5. 27F256 Quick-Pulse Programming™ Algorithm

## QUICK-ERASE™ ALGORITHM

Intel's Quick-Erase algorithm yields fast and reliable electrical erasure of memory contents. The algorithm employs a closed-loop flow, similar to the Quick-Pulse Programming™ algorithm, to simultaneously remove charge from all bits in the array.

Erasure begins with a read of memory contents. The 27F256 is erased when shipped from the factory. Reading FFH data from the device would immediately be followed by device programming.

Uniform and reliable erasure is ensured by first programming all bits in the device to their charged state (Data = 00H). This is accomplished, using the Quick-Pulse Programming algorithm, in approximately four seconds.

Erase execution then continues with an initial erase operation. Erase verification (data = FFH) begins at address 0000H and continues through the array to the last address, or until data other than FFH is encountered. With each erase operation, an increasing number of bytes verify to the erased state. Erase efficiency may be improved by storing the address of the last byte verified in a register. Following the next erase operation, verification starts at that stored address location. A total of sixty-four erase operations are allowed, which corresponds to approximately ten seconds of cumulative erase time. Erasure typically occurs in one second. Figure 6 illustrates the Quick-Erase Algorithm.

## DESIGN CONSIDERATIONS

### Two-Line Output Control

Flash-memories are often used in larger memory arrays. Intel provides two read-control inputs to accommodate multiple memory connections. Two-line control provides for:

- the lowest possible memory power dissipation, and
- complete assurance that output bus contention will not occur.

To efficiently use these two control inputs, an address-decoder output should drive chip-enable, while the system's read signal controls all flash-memories and other parallel memories. This assures that only enabled memory devices have active outputs, while deselected devices maintain the low power standby condition.

### Power Supply Decoupling

Flash-memory power-switching characteristics require careful device decoupling. System designers are interested in three supply current ( $I_{CC}$ ) issues—

standby, active and transient current peaks produced by falling and rising edges of Chip-Enable. The capacitive and inductive loads on the device outputs determine the magnitudes of these peaks.

Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 $\mu$ F ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$ , and between  $V_{PP}$  and  $V_{SS}$ .

Place the high-frequency, low-inherent-inductance capacitors as close as possible to the devices. Also, for every eight devices, a 4.7 $\mu$ F electrolytic capacitor should be placed at the array's power supply connection, between  $V_{CC}$  and  $V_{SS}$ . The bulk capacitor will overcome voltage slumps caused by printed-circuit-board trace inductance, and will supply charge to the smaller capacitors as needed.

### V<sub>PP</sub> Trace on Printed Circuit Boards

Programming flash-memories, while they reside in the target system, requires that the printed circuit board designer pay attention to the  $V_{PP}$  power supply trace. The  $V_{PP}$  pin supplies the memory cell current for programming. Use similar trace width and layout considerations given the  $V_{CC}$  power bus. Adequate  $V_{PP}$  supply traces and decoupling will decrease  $V_{PP}$  voltage spikes and overshoots.

### Power Up/Down Sequencing

The 27F256 is designed to offer protection against accidental erasure or programming, caused by spurious system-level signals that may exist during power transitions. The 27F256 powers-up in its read-only state. Also, with its control register architecture, alteration of memory contents only occurs after successful completion of the two-step command sequences. While these precautions are sufficient for most applications, it is recommended that  $V_{CC}$  reach its steady-state value before raising  $V_{PP}$  above  $V_{CC} + 2.0V$ . In addition, upon powering-down,  $V_{PP}$  should be below  $V_{CC} + 2.0V$ , before lowering  $V_{CC}$ .

Additional Information	Order Number
28F256 Data Sheet	290158
27F64 Data Sheet	290153
AP-314 "The 27F64 Flash Memory—Your Solution for On-Board Programming"	292043
AP-316 "Using the 28F256 Flash Memory for In-System Reprogrammable Nonvolatile Storage"	292046
ER-21 "Intel's 27F256 and 28F256 Flash Memories"	294004
ER-20 "ETOX™ Flash Memory Technology"	294005
RR-60 "ETOX™ Flash Memory Reliability Data Summary"	293002




Figure 6. 27F256 Quick-Erase™ Algorithm

**ABSOLUTE MAXIMUM RATINGS**

Operating Temperature	
During Read	0°C to +70°C(1)
During Erase/Program	0°C to +70°C
Temperature Under Bias	-10°C to +80°C
Storage Temperature	-65°C to +125°C
Voltage on Any Pin with	
Respect to Ground	-2.0V to +7.0V(2)
Voltage on Pin A <sub>9</sub> with	
Respect to Ground	-2.0V to +13.5V(2,3)
V <sub>PP</sub> Supply Voltage with	
Respect to Ground	
During Erase/Program	-2.0V to +14.0V(2,3)
V <sub>CC</sub> Supply Voltage with	
Respect to Ground	-2.0V to +7.0V(2)
Output Short Circuit Current	100 mA(4)

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

**NOTES:**

1. Operating temperature is for commercial product defined by this specification.
2. Minimum D.C. input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods less than 20ns. Maximum D.C. voltage on output pins is V<sub>CC</sub> + 0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods less than 20ns.
3. Maximum D.C. voltage on A<sub>q</sub> or V<sub>PP</sub> may overshoot to +14.0V for periods less than 20 ns.
4. Output shorted for no more than one second. No more than one output shorted at a time.

**OPERATING CONDITIONS**

Symbol	Parameter	Limits		Unit	Comments
		Min	Max		
T <sub>A</sub>	Operating Temperature	0	70	°C	For Read-Only and Read/Write Operations
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage	4.50	5.50	V	

**D.C. CHARACTERISTICS—TTL/NMOS COMPATIBLE**

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
I <sub>LI</sub>	Input Leakage Current		±1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>LO</sub>	Output Leakage Current		±1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current		1.0	mA	V <sub>CC</sub> = V <sub>CC</sub> max CE = V <sub>IH</sub>
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current		30	mA	V <sub>CC</sub> = V <sub>CC</sub> max    CE = V <sub>IL</sub> f = 6MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub>	V <sub>CC</sub> Programming Current		30	mA	CE = V <sub>IL</sub> Programming in progress

**D.C. CHARACTERISTICS—TTL/NMOS COMPATIBLE** (Continued)

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
$I_{CC3}$	$V_{CC}$ Erase Current		30	mA	$\overline{CE} = V_{IL}$ Erasure in progress
$I_{PP5}$	$V_{PP}$ Leakage Current		1.0	$\mu A$	$V_{PP} = V_{PP_L}$
$I_{PP1}$	$V_{PP}$ Read Current		200	$\mu A$	$V_{PP} = V_{PP_H}$
$I_{PP2}$	$V_{PP}$ Programming Current		30	mA	$V_{PP} = V_{PP_H}$ Programming in progress
$I_{PP3}$	$V_{PP}$ Erase Current		30	mA	$V_{PP} = V_{PP_H}$ Erasure in progress
$V_{IL}$	Input Low Voltage	-0.5	0.8	V	
$V_{IH}$	Input High Voltage	2.0	$V_{CC} + 0.5$	V	
$V_{OL}$	Output Low Voltage		0.45	V	$I_{OL} = 2.1$ mA $V_{CC} = V_{CC\ min}$
$V_{OH1}$	Output High Voltage	2.4		V	$I_{OH} = -2.5$ mA $V_{CC} = V_{CC\ min}$
$V_{ID}$	$A_g$ intelligent Identifier™ Voltage	11.50	13.00	V	$A_g = V_{ID}$
$I_{ID}$	$A_g$ intelligent Identifier™ Current		500	$\mu A$	$A_g = V_{ID}$
$V_{PP_L}$	$V_{PP}$ during Read-Only Operations	0.00	$V_{CC} + 2.0V$	V	<b>Note:</b> Erase/Program are Inhibited when $V_{PP} = V_{PP_L}$
$V_{PP_H}$	$V_{PP}$ during Read/Write Operations	12.50	13.00	V	

**D.C. CHARACTERISTICS—CMOS COMPATIBLE**

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
$I_{LI}$	Input Leakage Current		$\pm 1.0$	$\mu A$	$V_{CC} = V_{CC\ max}$ $V_{IN} = V_{CC}$ or $V_{SS}$
$I_{LO}$	Output Leakage Current		$\pm 1.0$	$\mu A$	$V_{CC} = V_{CC\ max}$ $V_{OUT} = V_{CC}$ or $V_{SS}$
$I_{CCS}$	$V_{CC}$ Standby Current		100	$\mu A$	$V_{CC} = V_{CC\ max}$ $\overline{CE} = V_{IH}$

**D.C. CHARACTERISTICS—CMOS COMPATIBLE** (Continued)

Symbol	Parameter	Limits		Unit	Test Conditions
		Min	Max		
$I_{CC1}$	$V_{CC}$ Active Read Current		30	mA	$V_{CC} = V_{CC \text{ max}}$ $\overline{CE} = V_{IL}$ $f = 6\text{MHz}$ , $I_{OUT} = 0\text{mA}$
$I_{CC2}$	$V_{CC}$ Programming Current		30	mA	$\overline{CE} = V_{IL}$ Programming in progress
$I_{CC3}$	$V_{CC}$ Erase Current		30	mA	$\overline{CE} = V_{IL}$ Erase in progress
$I_{PPS}$	$V_{PP}$ Leakage Current		1.0	$\mu\text{A}$	$V_{PP} = V_{PPL}$
$I_{PP1}$	$V_{PP}$ Read Current		200	$\mu\text{A}$	$V_{PP} = V_{PPH}$
$I_{PP2}$	$V_{PP}$ Programming Current		30	mA	$V_{PP} = V_{PPH}$ Programming in progress
$I_{PP3}$	$V_{PP}$ Erase Current		30	mA	$V_{PP} = V_{PPH}$ Erase in progress
$V_{IL}$	Input Low Voltage	-0.5	0.8	V	
$V_{IH}$	Input High Voltage	$0.7 V_{CC}$	$V_{CC} + 0.5$	V	
$V_{OL}$	Output Low Voltage		0.45	V	$I_{OL} = 2.1\text{mA}$ $V_{CC} = V_{CC \text{ min}}$
$V_{OH1}$	Output High Voltage	$0.85 V_{CC}$		V	$I_{OH} = -2.5\text{mA}$ $V_{CC} = V_{CC \text{ min}}$ $I_{OH} = -100\mu\text{A}$ $V_{CC} = V_{CC \text{ min}}$
$V_{OH2}$		$V_{CC} - 0.4$			
$V_{ID}$	$A_g$ intelligent Identifier™ Voltage	11.50	13.00	V	$A_g = V_{ID}$
$I_{ID}$	$A_g$ intelligent Identifier™ Current		500	$\mu\text{A}$	$A_g = V_{ID}$
$V_{PPL}$	$V_{PP}$ during Read-Only Operations	0.00	$V_{CC} + 2.0$	V	Note: Erase/Program are inhibited when $V_{PP} = V_{PPL}$
$V_{PPH}$	$V_{PP}$ during Read/Write Operations	12.50	13.00	V	

**CAPACITANCE**(1)  $T_A = 25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ 

Symbol	Parameter	Limits		Unit	Conditions
		Min	Max		
$C_{IN}$	Address/Control Capacitance		6	pF	$V_{IN} = 0\text{V}$
$C_{OUT}$	Output Capacitance		12	pF	$V_{OUT} = 0\text{V}$


**NOTE:**

1. Sampled, not 100% tested.


**A.C. TEST CONDITIONS**

Input Rise and Fall Times (10% to 90%) ..... 10 ns  
 Impulse Pulse Levels .....  $V_{OL}$  and  $V_{OH1}$   
 Input Timing Reference Level .....  $V_{IL}$  and  $V_{IH}$   
 Output Timing Reference Level .....  $V_{IL}$  and  $V_{IH}$

**A.C. TESTING INPUT/OUTPUT WAVEFORM**



**A.C. TESTING LOAD CIRCUIT**




**A.C. CHARACTERISTICS—READ-ONLY OPERATIONS**

Versions		27F256-170P2C2		27F256-200P2C2		27F256-250P2C2		Unit
Symbol	Characteristics	Min	Max	Min	Max	Min	Max	
$t_{AVAV}/t_{RC}$	Read Cycle Time	170		200		250		ns
$t_{ELQV}/t_{CE}$	Chip Enable Access Time		170		200		250	ns
$t_{AVQV}/t_{ACC}$	Address Access Time		170		200		250	ns
$t_{GLQV}/t_{OE}$	Output Enable Access Time		70		75		80	ns
$t_{ELQX}/t_{LZ}$	Chip Enable to Output in Low Z	0		0		0		ns
$t_{EHQZ}$	Chip Enable to Output in High Z		55		60		65	ns
$t_{GLQX}/t_{OLZ}$	Output Enable to Output in Low Z	0		0		0		ns
$t_{GHQZ}/t_{DF}$	Output Disable to Output in High Z		35		45		55	ns
$t_{OH}$	Output Hold from Address, $\overline{CE}$ , or $\overline{OE}$ Change (1)	0		0		0		ns
$t_{WHGL}$	Write Recovery Time Before Read	6		6		6		ns

**NOTES:**

1. Whichever occurs first.
2. Rise/Fall times  $\leq 10$  ns.





280157-9

Figure 7. AC Waveforms for Read Operations

**A.C. CHARACTERISTICS—For Write/Erase/Program Operations(1)**

Versions		27F256-170P2C2		27F256-200P2C2		27F256-250P2C2		Unit
Symbol	Characteristics	Min	Max	Min	Max	Min	Max	
$t_{AVAV}/t_{WC}$	Write Cycle Time	170		200		250		ns
$t_{AVWL}/t_{AS}$	Address Set-up Time	0		0		0		ns
$t_{WLAX}/t_{AH}$	Address Hold Time	60		75		90		ns
$t_{DVWH}/t_{DS}$	Data Set-up Time	50		50		50		ns
$t_{WHDX}/t_{DH}$	Data Hold Time	10		10		10		ns
$t_{WHGL}$	Write Recovery Time Before Read	6		6		6		$\mu$ s
$t_{GHWL}$	Read Recovery Time Before Write	0		0		0		$\mu$ s
$t_{ELWL}/t_{CS}$	Chip Enable Set-up Time	0		0		0		ns
$t_{WHEH}/t_{CH}$	Chip Enable Hold Time	0		0		0		ns
$t_{WLWH}/t_{WP}$	Write Pulse Width	50		60		75		ns
$t_{WHWL}/t_{WPH}$	Write Pulse Width High	50		60		75		ns
$t_{WHWH1}$	Programming Operation	95	150	95	150	95	150	$\mu$ s
$t_{WHWH2}$	Erase Operation	(2)	(2) + 5%	(2)	(2) + 5%	(2)	(2) + 5%	
$t_{EHVP}$	Chip Enable Set-up Time to $V_{PP}$ Ramp	100		100		100		ns
$t_{VPEL}$	$V_{PP}$ Set-up Time to Chip Enable Low	100		100		100		ns

**NOTES:**

1. Read timing characteristics during read/write operations are the same as during read-only operations. Refer to A.C. Characteristics for Read-Only Operations.
2. The duration of each erase operation is variable and is calculated in the Quick-Erase™ Algorithm. The duration of the current erase operation is equal to the truncated value of cumulative erase time divided by eight (integer divide).


TEW = Truncated Integer Divide (CUMTEW/8)

The duration of the erase operation actually applied can exceed the calculated value by a maximum tolerance of 5%. Refer to Figure 6 for additional details.





**ORDERING INFORMATION**



**VALID COMBINATIONS:**

D27F256-170P2C2

D27F256-200P2C2

D27F256-250P2C2